EPM5192JM-2/883B - 192-Macrocell EPLD, 55ns, 883B | Intel / Altera
MPN: EPM5192JM-2/883B β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $285 | $285.00 |
| 10 | $245 | $2,450.00 |
| 50 | $195 | $9,750.00 |
| 100 | $165 | $16,500.00 |
| 500 | $140 | $70,000.00 |
Drop-in alternatives for EPM5192JM-2/883B β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM5192JM-1/883B
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$108 / Unit
View Datasheet βEPM5192JM
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$171 / Unit
View Datasheet βEPM5192GM-2/883B
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$195 / Unit
View Datasheet βEPM5192GM883B
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$142 / Unit
View Datasheet βEPM5192JC-2
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$22.5 / Unit
View Datasheet βEPM5192JC-1
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$22.4 / Unit
View Datasheet βEPM5192JM-2/883B Maximum Ratings & Electrical Characteristics
| Family | MAX 5000 EPLD |
| Macrocells | 192 |
| Propagation Delay (tPD) | 55 ns |
| User I/O Lines | 64 |
| Logic Inputs | Up to 72 (64 bidirectional + 8 dedicated) |
| Supply Voltage | 4.5 V to 5.5 V (nominal 5 V) |
| Technology | CMOS, UV-erasable EPROM |
| Package | 84-pin JLCC (J-bend ceramic) |
| Military Qualification | MIL-STD-883 Class B, Revision B |
| Speed Grade | -2 (55 ns) |
| Mounting Type | Surface Mount |
| RoHS Status | non_compliant (military hermetic ceramic) |
| Lead-Free | no (MIL-STD-883 lead finish) |
| Programming Method | UV-erase via quartz window + EPROM programmer |
EPM5192JM-2/883B Pin Configuration
| Pin 1 | GND β Ground reference |
| Pin 2 | I/O β Bidirectional user I/O pin (macrocell I/O group) |
| Pin 3 | I/O β Bidirectional user I/O pin |
| Pin 4 | I/O β Bidirectional user I/O pin |
| Pin 5 | I/O β Bidirectional user I/O pin |
| Pin 6 | I/O β Bidirectional user I/O pin |
| Pin 7 | I/O β Bidirectional user I/O pin |
| Pin 8 | I/O β Bidirectional user I/O pin |
| Pin 9 | I/O β Bidirectional user I/O pin |
| Pin 10 | I/O β Bidirectional user I/O pin |
| Pin 11 | GND β Ground reference |
| Pin 12 | I/O β Bidirectional user I/O pin |
| Pin 13 | I/O β Bidirectional user I/O pin |
| Pin 14 | I/O β Bidirectional user I/O pin |
| Pin 15 | I/O β Bidirectional user I/O pin |
| Pin 16 | I/O β Bidirectional user I/O pin |
| Pin 17 | I/O β Bidirectional user I/O pin |
| Pin 18 | I/O β Bidirectional user I/O pin |
| Pin 19 | I/O β Bidirectional user I/O pin |
| Pin 20 | I/O β Bidirectional user I/O pin |
| Pin 21 | GND β Ground reference |
| Pin 22 | I/O β Bidirectional user I/O pin |
| Pin 23 | I/O β Bidirectional user I/O pin |
| Pin 24 | I/O β Bidirectional user I/O pin |
| Pin 25 | I/O β Bidirectional user I/O pin |
| Pin 26 | I/O β Bidirectional user I/O pin |
| Pin 27 | I/O β Bidirectional user I/O pin |
| Pin 28 | I/O β Bidirectional user I/O pin |
| Pin 29 | I/O β Bidirectional user I/O pin |
| Pin 30 | I/O β Bidirectional user I/O pin |
| Pin 31 | GND β Ground reference |
| Pin 32 | I/O β Bidirectional user I/O pin |
| Pin 33 | I/O β Bidirectional user I/O pin |
| Pin 34 | I/O β Bidirectional user I/O pin |
| Pin 35 | I/O β Bidirectional user I/O pin |
| Pin 36 | I/O β Bidirectional user I/O pin |
| Pin 37 | I/O β Bidirectional user I/O pin |
| Pin 38 | I/O β Bidirectional user I/O pin |
| Pin 39 | I/O β Bidirectional user I/O pin |
| Pin 40 | I/O β Bidirectional user I/O pin |
| Pin 41 | GND β Ground reference |
| Pin 42 | I/O β Bidirectional user I/O pin |
| Pin 43 | I/O β Bidirectional user I/O pin |
| Pin 44 | I/O β Bidirectional user I/O pin |
| Pin 45 | I/O β Bidirectional user I/O pin |
| Pin 46 | I/O β Bidirectional user I/O pin |
| Pin 47 | I/O β Bidirectional user I/O pin |
| Pin 48 | I/O β Bidirectional user I/O pin |
| Pin 49 | I/O β Bidirectional user I/O pin |
| Pin 50 | I/O β Bidirectional user I/O pin |
| Pin 51 | GND β Ground reference |
| Pin 52 | I/O β Bidirectional user I/O pin |
| Pin 53 | I/O β Bidirectional user I/O pin |
| Pin 54 | I/O β Bidirectional user I/O pin |
| Pin 55 | I/O β Bidirectional user I/O pin |
| Pin 56 | I/O β Bidirectional user I/O pin |
| Pin 57 | I/O β Bidirectional user I/O pin |
| Pin 58 | I/O β Bidirectional user I/O pin |
| Pin 59 | I/O β Bidirectional user I/O pin |
| Pin 60 | I/O β Bidirectional user I/O pin |
| Pin 61 | VCC β +5 V supply voltage |
| Pin 62 | INPUT β Dedicated logic input (clock/control) |
| Pin 63 | INPUT β Dedicated logic input |
| Pin 64 | INPUT β Dedicated logic input |
| Pin 65 | INPUT β Dedicated logic input |
| Pin 66 | INPUT β Dedicated logic input |
| Pin 67 | INPUT β Dedicated logic input |
| Pin 68 | INPUT β Dedicated logic input |
| Pin 69 | INPUT/GND β Dedicated input or GND (configuration dependent) |
| Pin 70 | VCC β +5 V supply voltage |
| Pin 71 | I/O β Bidirectional user I/O pin |
| Pin 72 | I/O β Bidirectional user I/O pin |
| Pin 73 | I/O β Bidirectional user I/O pin |
| Pin 74 | I/O β Bidirectional user I/O pin |
| Pin 75 | I/O β Bidirectional user I/O pin |
| Pin 76 | I/O β Bidirectional user I/O pin |
| Pin 77 | I/O β Bidirectional user I/O pin |
| Pin 78 | I/O β Bidirectional user I/O pin |
| Pin 79 | I/O β Bidirectional user I/O pin |
| Pin 80 | I/O β Bidirectional user I/O pin |
| Pin 81 | VCC β +5 V supply voltage |
| Pin 82 | I/O β Bidirectional user I/O pin |
| Pin 83 | I/O β Bidirectional user I/O pin |
| Pin 84 | I/O β Bidirectional user I/O pin |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM5192JM-2/883B is suitable for 6 applications: Military Avionics Bus Controllers, Fire-Control and Radar Signal Pre-Processing, Industrial Control State Machines, Avionics Interface Glue Logic, Legacy Avionics System Sustainment, Missile and Space Subsystem Controllers.
Military Avionics Bus Controllers
The EPM5192JM-2/883B fits military avionics bus-controller roles because its UV-EPROM configuration is immune to radiation-induced reconfiguration, and its MIL-STD-883 Class B screening ensures operation across the -55C to +125C military temperature range. With 192 macrocells and 64 I/O, the device can implement ARINC 429, MIL-STD-1553, and custom avionics glue-logic interfaces that previously required multiple 22V10 PALs. The 55 ns tPD and deterministic timing make worst-case scheduling straightforward, while the ceramic JLCC package resists humidity and thermal-shock stress typical in avionics bays. Compared with SRAM-based FPGAs, the EPLD powers up instantly without bitstream loading, removing a critical failure mode in avionics power sequencing.
Recommended
Fire-Control and Radar Signal Pre-Processing
The EPM5192JM-2/883B serves in fire-control and radar pre-processing subsystems where deterministic timing and radiation tolerance matter most. Its 192 macrocells handle sum-of-products equations for beam-steering, range-gate, and target-discrimination logic at radar PRF rates up to 18 MHz (1/55 ns). The 64 I/O support parallel data buses to/from ADC/DAC front-ends, while the 5 V CMOS interface is directly compatible with legacy bipolar signal-conditioning circuits. Because the part is UV-erasable, ground crews can re-algorithm mission profiles between deployments by exposing the quartz window - a maintenance advantage over one-time-programmable PROMs in theatre.
Recommended
Industrial Control State Machines
The EPM5192JM-2/883B is well matched to ruggedised industrial control state machines because its 192 macrocells can encode 20+ state machines or a complex Mealy/Moore controller in a single device, replacing multiple discrete PALs. The MIL-STD-883 screening and ceramic package withstand factory-floor vibration, EMI, and extended thermal stress, making the part attractive for nuclear-planting and refinery PLC backplanes where replacement is hard. Designers exploit the deterministic 55 ns tPD to schedule real-time control loops deterministically without FPGA compile-time variation. Industrial designers also value the long-term parts availability guarantees for nuclear/rail/aviation systems through last-time-buy channels.
Recommended
Avionics Interface Glue Logic
The EPM5192JM-2/883B excels as glue logic between older avionics ASICs and modern processors because the 5 V CMOS interface levels directly bridge bipolar TTL/CMOS legacy buses. The 192 macrocells and 64 I/O can implement address decoding, chip-select generation, interrupt steering, and protocol conversion in a single chip, replacing 5-10 discrete 22V10 PALs and saving significant board area. The UV-EPROM technology avoids SRAM FPGA bitstream-corruption risk during in-flight radiation events. MIL-STD-883 Class B qualification is mandatory for DO-254 hardware design assurance in commercial avionics.
Recommended
Legacy Avionics System Sustainment
The EPM5192JM-2/883B is the canonical last-time-buy replacement for end-of-life MAX 5000 designs in legacy avionics and military platforms still in service 20-30 years after production. Because the part is MIL-STD-883 qualified and ceramic-packaged, it matches the original form-fit-function of the original device exactly, allowing depot-level repair without requalification. Design teams can sustain B-52, F-16, and similar platforms by stocking the 883B variant while performing forward-compatible redesigns with newer MAX V CPLDs. The UV-erasable window also enables field reprogramming for obsolescence upgrades during depot maintenance cycles.
Recommended
Missile and Space Subsystem Controllers
The EPM5192JM-2/883B is used in missile guidance and satellite subsystem controllers where radiation hardness, instant-on behaviour, and small footprint are mandatory. UV-EPROM configuration cannot be flipped by single-event upsets the way SRAM FPGAs can, and the ceramic JLCC package survives launch vibration and thermal cycling. With 192 macrocells, designers implement guidance-law state machines, telemetry encoders, and propulsion sequencing logic in one device. The part is qualified to MIL-STD-883 Class B and has heritage on multiple defence programs, simplifying certification paperwork for new missile/space designs.
Recommended
Recommended Products Summary
Engineering reference data for EPM5192JM-2/883B β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM5192JM-1/883B | EPM5192JM | EPM5192GM-2/883B | EPM5192GM883B | EPM5192JC-2 | EPM5192JC-1 |
|---|---|---|---|---|---|---|---|
| Brand | Intel / Altera | Intel / Altera | Intel / Altera | Intel / Altera | Intel / Altera | Intel / Altera | Intel / Altera |
| Package | JLCC-84 (84-pin ceramic) | JLCC-84 - same | JLCC-84 - same | PGA-84 - different | PGA-84 - different | JLCC-84 - same | JLCC-84 - same |
| Macrocells | 192 | 192 | 192 | 192 | 192 | 192 | 192 |
| Propagation Delay (tPD) | 55 ns | 40 ns | 55 ns | 55 ns | 55 ns | 55 ns | 40 ns |
| User I/O Lines | 64 | 64 | 64 | 64 | 64 | 64 | 64 |
| MIL-STD-883 Class B | Yes (Revision B) | Yes (Revision B) | No (commercial) | Yes (Revision B) | Yes (Revision B) | No (commercial) | No (commercial) |
| Supply Voltage | 4.5 V to 5.5 V | 4.5 V to 5.5 V | 4.5 V to 5.5 V | 4.5 V to 5.5 V | 4.5 V to 5.5 V | 4.5 V to 5.5 V | 4.5 V to 5.5 V |
| Technology | UV-EPROM CMOS | UV-EPROM CMOS | UV-EPROM CMOS | UV-EPROM CMOS | UV-EPROM CMOS | UV-EPROM CMOS | UV-EPROM CMOS |
| Lifecycle Status | Obsolete / Last Time Buy | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
Key Differentiators
- MIL-STD-883 Class B Revision B screened for military programs (vs EPM5192JM (commercial JLCC))
- Surface-mount JLCC package for high-density military assemblies (vs EPM5192GM-2/883B (PGA-84 ceramic))
- Mid-range -2 (55 ns) speed grade balances timing margin vs yield (vs EPM5192JM-1/883B (40 ns))
Design Notes
The EPM5192JM-2/883B operates from a single +5 V (4.5 V to 5.5 V) supply. Decoupling requires at least one 0.1 uF ceramic capacitor per VCC pin (4 VCC pins total on the 84-pin JLCC) plus a bulk 10 uF tantalum near the package. Because the part draws up to several hundred mA during AC switching, route a low-inductance VCC/GND island directly under the JLCC pad. Estimated worst-case Icc from datasheet: assume ~150 mA active, ~1 mA standby - budget the regulator for at least 250 mA headroom.
The MIL-STD-883 Class B /883B variant specifies operation across -55C to +125C. The ceramic JLCC package provides excellent thermal conductivity (theta_JA ~25 C/W typical) but should still be paired with a copper pad on inner PCB layers. Estimated: at 1 W dissipation in still air, junction rise above ambient is ~25 C; ensure ambient does not exceed +100C without airflow. For avionics bay installations where ambient can hit +85C, derate switching frequency to maintain junction below +125C.
The 84-pin JLCC requires an SMD land pattern with castellated J-leads on 1.27 mm (50 mil) pitch. Per IPC-7351, allocate a 0.5 mm clearance around the J-leads for inspection. Because all 84 pins are used, route signals on inner layers with vias-in-pad not recommended - use dog-bone fanout to inner microvias. Match all output traces to 50 ohms if driving high-speed buses, and place series damping resistors within 25 mm of the device to control ringing on the 55 ns edges.
Do not confuse EPM5192JM-2 (commercial ceramic) with EPM5192JM-2/883B (MIL-STD-883 Revision B). MIL programs require the /883B suffix or they will reject the part at incoming inspection. Also, programming requires an Altera-compatible EPROM programmer with UV-erase capability (typically a standalone programmer like the Data I/O or BP Microsystems family) - the MAX+PLUS II software only generates the JEDEC file, it does not drive the programmer directly. Quartz-window erase takes 20+ minutes under a UV lamp rated at 12 mW/cm2.
Compliance Information
MIL-STD-883 Class B Revision B qualification per Altera datasheet. Hermetic ceramic package exempt from RoHS lead-free requirement per Directive 2011/65/EU Annex III 7(c). REACH compliant per EPM5192 family material declarations. Not AEC-Q100 - that standard applies to automotive-grade ICs; this part is military/aerospace grade.
