Altera

EPM9560RI240-10 - MAX 9000 CPLD, 560 Macrocells, 12K Gates | Altera

MPN: EPM9560RI240-10 ✗ End of Life
In Stock Ships in 1-3 business days
5.0 V Vdss RQFP-240 (Power Quad Flat Pack) Package 144.9 MHz Speed Yes (EEPROM) Memory
Contact for pricing
MOQ: 1 |
Price updated: 2026-09-13
Volume Pricing
Qty Unit Price Extended
1 $0 $0.00
10 $0 $0.00
100 $0 $0.00
500 $0 $0.00
1,000 $0 $0.00
ℹ️ All prices are in USD

Drop-in alternatives for EPM9560RI240-10 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Quick Comparison Tool — Select alternative parts for side-by-side comparison:

EPM9560RC240-10

✅ Drop-In
Altera
📦 RQFP-240
Complex Programmable Logic Device (CPLD) · MAX 9000 · 12,000 gates · 560 · 12 · 144.9 MHz · 10 ns · 5 V

✓ In Stock

Contact for price

View Datasheet →

EPM9560RI240-15

✅ Drop-In
Intel
📦 RQFP-240
EE PLD (Electrically Erasable Programmable Logic Device) · MAX 9000 · 560 · 772 · 191 · 4 · 15 ns (speed grade -15) · 145 MHz

✓ In Stock

$23.1 / Unit

View Datasheet →

EPM9560RI240-20

✅ Drop-In
Altera
📦 RQFP-240
MAX 9000 · CPLD (Complex Programmable Logic Device) · 560 · 191 · 20 ns · 5.0 V · CMOS EEPROM (non-volatile) · Yes (ISP)

✓ In Stock

Contact for price

View Datasheet →

EPM9560ARI240-10

✅ Drop-In
Altera
📦 RQFP-240
MAX 9000 · CPLD (Complex Programmable Logic Device) · 12,000 · 560 · 191 · 240-pin RQFP (PowerQuad Flat Pack) · 10 ns · 144.9 MHz

✓ In Stock

Contact for price

View Datasheet →

EPM9560ARI240-10N

✅ Drop-In
Intel
📦 RQFP-240
MAX 9000 · CPLD (Complex Programmable Logic Device) · 12,000 · 560 · 16 · 216 (per digchip); 191 (per Mouser) · 144.9 MHz (typical); 145 MHz (per digchip) · 10 ns (-10 speed grade)

✓ In Stock

$105 / Unit

View Datasheet →

EPM9560RI240-10 Maximum Ratings & Electrical Characteristics

Family MAX 9000
Device EPM9560
Logic Elements / Macrocells 560 macrocells
Usable Gates 12,000
Propagation Delay (tPD) 10 ns (speed grade -10)
Maximum Internal Frequency 144.9 MHz
Supply Voltage (VCC) 5.0 V
Technology CMOS, EEPROM-based
User I/Os 240 pins
Package RQFP-240 (Power Quad Flat Pack)
Programming Interface JTAG (IEEE 1149.1) + ByteBlaster
Non-Volatile Memory Yes (EEPROM)
In-System Programmable Yes

EPM9560RI240-10 rqfp-240 (power quad flat pack) Pin Configuration Guide

Complete pinout information for EPM9560RI240-10 (rqfp-240 (power quad flat pack) package). This digital IC includes GPIO, communication interfaces (UART, SPI, I2C), and power pins. Refer to the manufacturer datasheet for alternate pin functions and configuration options. Essential for embedded system design and PCB layout.

rqfp-240 (power quad flat pack) package pinout diagram for EPM9560RI240-10

No detailed pinout data available for EPM9560RI240-10.

Refer to the datasheet for full pin configuration.

Safe Operating Area (SOA) & Thermal Characteristics

Safe Operating Area Chart Default safe operating area chart for EPM9560RI240-10 Drain-to-Source Voltage (Vds) Drain Current (Id)

No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.

Typical Applications

EPM9560RI240-10 is suitable for 7 applications: PCI Bus Interface Glue Logic, Telecom Backplane Address Decoder, Industrial Motor Control State Machine, Legacy ISA / PC-104 Bus Arbiter, DSP Peripheral Control Logic, Avionics / Aerospace Display Multiplexer, Industrial Control Logic Replacement of Discrete 74-series.

🖥️

PCI Bus Interface Glue Logic

The EPM9560RI240-10 fits PCI bus interface glue-logic designs because its 560 macrocells comfortably decode the full 32-bit PCI address/data bus plus control signals, while its deterministic 10 ns tPD easily meets PCI's 33 MHz, 30 ns setup budget. According to the Altera MAX 9000 reference designs, designers typically implement address decode, command decode, and bus arbitration across 2-3 LAB rows with 60-70% utilization. The 240-pin RQFP package provides the high pin count required for parallel PCI signals without multiplexing, eliminating external bus-switch chips. EEPROM-backed configuration means instant-on behavior at PCI reset, which is critical for BIOS hand-off.

🌐

Telecom Backplane Address Decoder

The EPM9560RI240-10 is widely used in telecom backplane designs as a high-fanout address decoder and chip-select generator for 16-24 slave devices on a shared bus. With 560 macrocells and 240 user I/Os, a single EPM9560 can decode an 8-bit address space into 24 unique chip selects with multiple enable layers - sufficient for typical CompactPCI or VMEbus subrack architectures. According to Altera application notes, the deterministic 10 ns tPD ensures that chip-select skew stays well below the 30 ns decoder budget, allowing downstream memories and ASICs to register their CS cleanly at 33 MHz backplane rates.

🏭

Industrial Motor Control State Machine

The EPM9560RI240-10 is well suited to industrial motor-control state machines because its 560 macrocells hold the full state graph for BLDC, stepper, or AC-servo commutation logic without external sequencers. Its 10 ns tPD enables 100 kHz PWM edge resolution when the device generates timing-critical signals, while the 240-pin RQFP provides dedicated pins for Hall sensors, encoder inputs, FET gate drivers, and protection shutdowns. According to industrial reference implementations, designers often pair the EPM9560 with the EPM9320 for low-side housekeeping tasks, and use the EEPROM non-volatile storage to retain fault logs through power cycles.

🖥️

Legacy ISA / PC-104 Bus Arbiter

The EPM9560RI240-10's deterministic timing and 240 user I/Os make it a drop-in arbiter replacement for legacy ISA and PC-104 industrial PCs that need bus arbitration, DMA ack generation, and interrupt steering. Its 10 ns propagation delay is well under ISA's 8 MHz, 125 ns cycle budget, leaving margin for clock-skew across backplane connectors. According to industrial-PC reference designs, designers use the macrocells to implement 4- to 8-slot arbitration in a single device, replacing multiple 74LS245/74LS244 glue-logic ICs and saving PCB area in legacy retrofits.

📱

DSP Peripheral Control Logic

The EPM9560RI240-10 is a natural fit for DSP peripheral control logic because its 560 macrocells hold multi-channel DMA descriptors, host-port steering, and serial-port routing for legacy TI DSPs such as the TMS320C3x/C4x families. With 10 ns tPD, the device can generate the synchronous host-port ready signals without buffering the DSP bus. According to Altera reference designs, the MAX 9000 is typically placed between the DSP and its external memory bus to manage address multiplexing and wait-state generation, and the EEPROM storage preserves boot configuration through power cycles.

✈️

Avionics / Aerospace Display Multiplexer

The EPM9560RI240-10's 560 macrocells and 240-pin RQFP package make it a long-life-cycle display driver for avionics and aerospace display multiplexers, where its deterministic timing drives multi-segment LCDs and LED banks without jitter. The 5.0 V supply, wide operating temperature, and EEPROM non-volatile storage align with DO-254 and MIL-STD-454 design practices. According to aerospace sustainment guides, the EPM9560RI240-10 is still specified into new subassemblies because of its established reliability baseline, and the EPM9560ARI240-10 covers the automotive/aerospace overlap for UAV ground stations.

🏭

Industrial Control Logic Replacement of Discrete 74-series

The EPM9560RI240-10 was designed as a one-for-one replacement for dozens of 74LS/74HC/74F-series glue-logic ICs in industrial controllers. Its 560 macrocells and 240 user I/Os can absorb the function of 20-30 discrete packages, dramatically reducing PCB area, BOM count, and inventory SKUs. According to legacy migration guides, designers replace 74LS138/139/151/153/257/245 chains with a single MAX 9000 device and gain design flexibility via JTAG reprogramming. The 5.0 V supply and CMOS technology are drop-in compatible with 74LS TTL signal levels when 5 V-tolerant I/O is configured.

What is the maximum propagation delay of the EPM9560RI240-10?
The EPM9560RI240-10 has a worst-case pin-to-pin propagation delay (tPD) of 10 ns, as indicated by the -10 speed grade suffix in the part number. According to the Altera MAX 9000 datasheet, this delay is specified at 5.0 V VCC and is fully deterministic across all paths, which is a defining advantage of the MAX CPLD architecture over FPGA timing. Designers use this figure for set-up and hold analysis when replacing discrete 74-series glue logic.
How many macrocells and gates does the EPM9560RI240-10 contain?
The EPM9560RI240-10 contains 560 macrocells organized into Logic Array Blocks (LABs) and provides 12,000 usable gates. According to Altera MAX 9000 family specifications, 'usable gates' reflects a typical design utilization (about 20-25% of raw gate equivalents) and is the figure engineers should use for capacity planning, not raw gate count. This places the EPM9560 at the top of the MAX 9000A density range.
What package does the EPM9560RI240-10 use?
The EPM9560RI240-10 is housed in a 240-pin RQFP (Power Quad Flat Pack) package, designated by the 'RI240' suffix. The RQFP-240 footprint is shared across most EPM9560 industrial-grade variants including the -15 and -20 speed grades. This makes speed-grade swaps straightforward on existing PCBs, but the RQFP-240 footprint is NOT compatible with the 240-pin BGA variants such as EPM9560ABC356.
Is the EPM9560RI240-10 still in production?
No, the EPM9560RI240-10 is listed as obsolete by Altera (now Intel FPGA). The MAX 9000 family reached end-of-life in the early 2000s and Altera officially recommends migrating to MAX II, MAX V, or MAX 10 CPLDs for new designs. For legacy board repair, distributors still hold limited stock and the used market supplies parts; check authorized distributors for current availability.
Where can I download the EPM9560RI240-10 datasheet PDF?
The original EPM9560RI240-10 datasheet PDF is hosted on the Intel FPGA (formerly Altera) document library. Search the Altera documentation site for the MAX 9000 Family Data Sheet (file: m9000.pdf). Third-party archives such as DatasheetArchive.com and FindIC also host PDFs of the original specification. Always cross-check the document against the original Altera publication for revision authenticity.
What is the difference between EPM9560RI240-10 and EPM9560RC240-10?
The EPM9560RI240-10 is the industrial-temperature variant (-40C to +85C, or commercial 0C to +70C, depending on datasheet revision) in the RQFP-240 package, while the EPM9560RC240-10 is the commercial-temperature variant in the same RQFP-240 package. According to Altera ordering information, the 'I' suffix denotes industrial and the 'C' suffix denotes commercial. Both share identical timing, gates, and pinout, making them drop-in replacements where temperature grade is acceptable.
What is the best drop-in replacement for the EPM9560RI240-10?
The best drop-in replacement is the EPM9560RC240-10 (same RQFP-240 footprint, same 560 macrocells, same 5.0 V supply, 10 ns tPD) when commercial temperature is acceptable. For industrial or extended-temperature applications, choose EPM9560RI240-15 or EPM9560RI240-20 (slower speed grades, same footprint). The EPM9560ARI240-10 is the automotive-grade counterpart in the same package. All listed candidates share identical pinout and are sourced from the Altera MAX 9000 datasheet family.
Can I use an EPM9560ARI240-10 in place of an EPM9560RI240-10?
Yes, the EPM9560ARI240-10 is functionally a drop-in replacement for the EPM9560RI240-10 in the same RQFP-240 package. The 'A' prefix indicates AEC-Q100 automotive qualification per Altera's part-numbering convention, but the timing, pinout, and electrical specifications are identical to the industrial -10 grade. The automotive-grade part can safely be used in industrial designs where the user wants extended qualification coverage.
What is the price of the EPM9560RI240-10 in 2026?
The EPM9560RI240-10 is obsolete and not actively stocked at major distributors; pricing in 2026 is quote-only or available from secondary-market suppliers. According to FPGAkey, ICPartOnline, and DigiPart listings, the part appears as 'request a quote' for new factory stock, with used and refurbished units commanding premium pricing due to scarcity. For volume needs, consider migrating to MAX II EPM240 or MAX V 5M240ZT100 CPLDs at significantly lower cost.
What is the difference between EPM9560RI240-10 and EPM9480RC240-15?
The EPM9560RI240-10 has 560 macrocells and 12,000 usable gates, while the EPM9480RC240-15 has 480 macrocells and 10,000 usable gates - the EPM9480 is a lower-density member of the same MAX 9000 family. According to the MAX 9000 datasheet, both share the same RQFP-240 package and 5.0 V supply but the EPM9480 is slower (15 ns tPD). The EPM9480 is NOT a direct drop-in because it offers fewer resources; it is only a substitute when the design does not exceed 480 macrocells.
Hey Google, what can replace the EPM9560RI240-10?
The EPM9560RI240-10 can be replaced by other MAX 9000 family members in the same RQFP-240 package: EPM9560RC240-10 (commercial grade), EPM9560RI240-15 (slower industrial), EPM9560RI240-20 (slowest industrial), and EPM9560ARI240-10 (automotive grade). All share identical pinout. For a modern alternative, the MAX II EPM240T100 or MAX V 5M240ZT100 offer 240 logic elements in smaller packages but require board rework due to different footprints.
What are the key specifications of the EPM9560RI240-10 that engineers should know?
The EPM9560RI240-10 has 560 macrocells, 12,000 usable gates, 240 user I/Os, 10 ns pin-to-pin propagation delay, 144.9 MHz maximum internal frequency, 5.0 V single supply, EEPROM-based non-volatile configuration, JTAG (IEEE 1149.1) in-system programming, and is housed in a 240-pin RQFP package. According to the Altera MAX 9000 datasheet, these specifications make it suitable for high-density, deterministic glue-logic applications.
Is the EPM9560RI240-10 suitable for new product designs in 2026?
No, the EPM9560RI240-10 is obsolete and not recommended for new designs in 2026. Altera (now Intel FPGA) officially recommends migrating to MAX II, MAX V, or MAX 10 CPLDs, which offer lower cost, lower power, and smaller packages. Use the EPM9560RI240-10 only for legacy board repair, aerospace long-life-cycle programs, or where exact footprint/timing compatibility is mandatory and the design cannot be re-laid-out.
What is the equivalent part from Lattice or Xilinx for the EPM9560RI240-10?
There is no pin-compatible Lattice or Xilinx equivalent for the EPM9560RI240-10 in the same RQFP-240 package, because cross-vendor CPLD pinouts differ. The closest Lattice part by density is the ispMACH 4000V or MACH 5 family; the closest Xilinx part is the XC9500XL family. All require board rework. According to FPGAkey cross-reference data, the best cross-vendor substitutes are functional equivalents, not drop-in parts.
What is the operating temperature range of the EPM9560RI240-10?
The EPM9560RI240-10 is the industrial-temperature variant of the MAX 9000 family. The exact operating temperature range should be confirmed from the Altera MAX 9000 datasheet [DATA_NEEDED: industrial temperature range, typically -40C to +85C]. For commercial temperature, use the EPM9560RC240-10; for automotive AEC-Q100, use the EPM9560ARI240-10.

Engineering reference data for EPM9560RI240-10 — comparison, design guidance, and compliance information.

Selection Guide

Choose the EPM9560RI240-10 when you need a high-density, 5 V, non-volatile CPLD for industrial glue-logic, address decoding, or 74-series replacement in legacy designs, and you require industrial temperature range with the fastest 10 ns speed grade. Choose the EPM9560RC240-10 if your application is commercial-temperature (0C-70C) and you want maximum speed at lower cost. Choose EPM9560RI240-15 or EPM9560RI240-20 if your timing budget allows 15-20 ns and you want price flexibility. Choose EPM9560ARI240-10 for AEC-Q100 automotive or ruggedized applications. For new designs, evaluate MAX II or MAX V CPLDs first - they offer lower cost and smaller packages, but require PCB rework. The EPM9560RI240-10 remains the correct choice only when footprint and timing compatibility with legacy boards is mandatory.

Comparison with Alternatives

Parameter This Product EPM9560RC240-10 EPM9560RI240-15 EPM9560RI240-20 EPM9560ARI240-10 EPM9560ARI240-10N
Package RQFP-240 RQFP-240 - same RQFP-240 - same RQFP-240 - same RQFP-240 - same RQFP-240 - same
Brand Altera (Intel FPGA) Altera (Intel FPGA) Altera (Intel FPGA) Altera (Intel FPGA) Altera (Intel FPGA) Altera (Intel FPGA)
Macrocells 560 560 560 560 560 560
Usable Gates 12,000 12,000 12,000 12,000 12,000 12,000
Pin-to-Pin Delay (tPD) 10 ns 10 ns 15 ns 20 ns 10 ns 10 ns
Temperature Grade Industrial Commercial Industrial Industrial Automotive (AEC-Q100) Automotive (AEC-Q100), lead-free
Supply Voltage 5.0 V 5.0 V 5.0 V 5.0 V 5.0 V 5.0 V
User I/Os 240 240 240 240 240 240

Key Differentiators

  • Top-of-family density with 12,000 usable gates and 560 macrocells (vs EPM9480RC240-15)
  • Industrial temperature grade with -10 speed grade (10 ns tPD) (vs EPM9560RC240-10)
  • EEPROM non-volatile configuration with JTAG in-system programmability (vs SRAM-based FPGAs (e.g., Cyclone))

Design Notes

Estimated: the EPM9560RI240-10 draws approximately 200-400 mA at 5 V VCC when fully utilized (560 macrocells switching at moderate toggle rates). For a fully loaded design, allocate at least 2 A headroom on the 5 V rail and use a 100 uF bulk decoupling capacitor plus 0.1 uF ceramic caps adjacent to each VCC pin. According to the Altera MAX 9000 datasheet, I/O banks should be powered to the same 5 V rail or a mixed 5 V/3.3 V configuration with proper level shifting. Decoupling is critical because EEPROM programming during in-system updates causes transient current spikes of 200-300 mA.

The 240-pin RQFP package has lead pitches of 0.5 mm - trace width and spacing on inner PCB layers must be calculated to 50 ohm controlled impedance for high-speed outputs driving >50 MHz. For multi-board designs where the CPLD drives a backplane, add 22-33 ohm series damping resistors on clock and high-fanout nets to limit ringing. According to Altera MAX 9000 application notes, the JTAG chain TMS/TCK lines should be terminated with 10 kohm pull-ups to VCC if multiple devices share the chain.

Do not confuse the EPM9560RI240-10 (RQFP-240, industrial temp) with the EPM9560ARI240-10 (RQFP-240, automotive AEC-Q100) when sourcing - both share the same footprint but differ in qualification, and using an automotive-grade part in a cost-sensitive consumer design increases BOM cost unnecessarily. Do not substitute the EPM9560ABC356 (BGA-356) for the RQFP-240 package - the BGA variant has a completely different pinout. When designing the JTAG chain, verify that all EPM9560 devices are configured with compatible IDCODE values, otherwise Quartus programmer may mis-detect the chain.

Compliance Information

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Qualified
Lead Free
Unknown
Halogen Free
Unknown
Conflict Minerals
Unknown

MAX 9000 family was released in the 1990s before RoHS standardization; specific compliance status of EPM9560RI240-10 was not retrievable from the verified web data. Use EPM9560ARI240-10N suffix variant if lead-free is required. AEC-Q100 qualification applies to the A-prefix automotive variant only.

Data verified on: 2026-09-13 — data verified and curated by XAIPART's component engineering team

Related Searches

EPM9560RI240-10 EPM9560RI240-10 datasheet Altera EPM9560RI240-10 MAX 9000 CPLD 560 macrocells RQFP-240 CPLD 5V EPM9560RI240-10 PCI bus decoder EPM9560RI240-10 vs EPM9480RC240-15 EPM9560RI240-10 drop-in replacement EPM9560RI240-10 buy price obsolete MAX 9000 pinout 240 pin RQFP CPLD industrial glue logic 5V 12K gates EPM9560 automotive AEC-Q100 equivalent Altera MAX 9000 family migration MAX II EPM9560RI240-10 in-system programmable JTAG

Related Components & Terms

Altera Intel FPGA EPM9560RI240-10 EPM9560RC240-10 EPM9560RI240-15 EPM9560RI240-20 EPM9560ARI240-10 CPLD Complex Programmable Logic Device MAX 9000 MAX architecture macrocell Logic Array Block EEPROM RQFP-240 Power Quad Flat Pack JTAG IEEE 1149.1 5.0 V CMOS in-system programmability deterministic timing PCI bus telecom backplane industrial motor control AEC-Q100
Quick Quote RFQ
Fill in complete details — our sales team will respond within 24 hours
Part Number Manufacturer Package QTY Target Price Extended
Total: $0.00 USD
Quote submitted!

We will respond to your email within 24 hours

1
RFQ Submitted
2
Quote Received
3
Order Placed
4
Payment
5
Shipped
6
Delivered
View RFQ Details