EPF8820AGC192-2 - FLEX 8000 FPGA, 8K Gates, 192-Pin CPGA | Intel
MPN: EPF8820AGC192-2 β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $95 | $95.00 |
| 10 | $82 | $820.00 |
| 100 | $71 | $7,100.00 |
| 500 | $62.5 | $31,250.00 |
| 1,000 | $55 | $55,000.00 |
Drop-in alternatives for EPF8820AGC192-2 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPF8820AGC192-3
β Drop-In β οΈ εζ°εΎ ιͺθ―π Reference alternative (not in catalog)
EPF8636AQC208-4
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$35.33 / Unit
View Datasheet βEPF8636AQC208-3
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$28 / Unit
View Datasheet βEPF8452AQC160-4
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$11 / Unit
View Datasheet βEPF81500ARC240-3
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$25 / Unit
View Datasheet βEPF8820AGC192-2 Maximum Ratings & Electrical Characteristics
| Family | FLEX 8000 |
| Usable Gates | 8,000 (up to 16,000) |
| Logic Cells | 672 |
| Registers | 1,500 |
| Maximum Internal Frequency | 125 MHz |
| Propagation Delay | 5.0 ns |
| Process Technology | 0.42 Β΅m CMOS |
| Supply Voltage (VCCINT) | 5 V |
| I/O Tolerance | 3.3 V / 5 V |
| Package | 192-pin CPGA (Ceramic Pin Grid Array) |
| Configuration Method | SRAM, In-Circuit Reconfigurable (ICR) |
| Pin Count | 192 |
| Mounting Type | Through-Hole (CPGA socket required) |
| RoHS Status | Non-compliant (CPGA, legacy) |
EPF8820AGC192-2 Pin Configuration
| Pin 1 | I/O β User I/O pin (per FLEX 8000 datasheet pin table) |
| Pin 2 | I/O β User I/O pin |
| Pin 3 | I/O β User I/O pin |
| Pin 4 | I/O β User I/O pin |
| Pin 5 | I/O β User I/O pin |
| Pin 6 | I/O β User I/O pin |
| Pin 7 | I/O β User I/O pin |
| Pin 8 | I/O β User I/O pin |
| Pin 9 | I/O β User I/O pin |
| Pin 10 | I/O β User I/O pin |
| Pin 11 | I/O β User I/O pin |
| Pin 12 | I/O β User I/O pin |
| Pin 13 | I/O β User I/O pin |
| Pin 14 | I/O β User I/O pin |
| Pin 15 | I/O β User I/O pin |
| Pin 16 | I/O β User I/O pin |
| Pin 17 | I/O β User I/O pin |
| Pin 18 | I/O β User I/O pin |
| Pin 19 | I/O β User I/O pin |
| Pin 20 | I/O β User I/O pin |
| Pin 21 | I/O β User I/O pin |
| Pin 22 | I/O β User I/O pin |
| Pin 23 | I/O β User I/O pin |
| Pin 24 | I/O β User I/O pin |
| Pin 25 | I/O β User I/O pin |
| Pin 26 | I/O β User I/O pin |
| Pin 27 | I/O β User I/O pin |
| Pin 28 | I/O β User I/O pin |
| Pin 29 | I/O β User I/O pin |
| Pin 30 | I/O β User I/O pin |
| Pin 31 | I/O β User I/O pin |
| Pin 32 | I/O β User I/O pin |
| Pin 33 | I/O β User I/O pin |
| Pin 34 | I/O β User I/O pin |
| Pin 35 | I/O β User I/O pin |
| Pin 36 | I/O β User I/O pin |
| Pin 37 | I/O β User I/O pin |
| Pin 38 | I/O β User I/O pin |
| Pin 39 | I/O β User I/O pin |
| Pin 40 | I/O β User I/O pin |
| Pin 41 | I/O β User I/O pin |
| Pin 42 | I/O β User I/O pin |
| Pin 43 | I/O β User I/O pin |
| Pin 44 | I/O β User I/O pin |
| Pin 45 | I/O β User I/O pin |
| Pin 46 | I/O β User I/O pin |
| Pin 47 | I/O β User I/O pin |
| Pin 48 | I/O β User I/O pin |
| Pin 49 | I/O β User I/O pin |
| Pin 50 | I/O β User I/O pin |
| Pin 51 | I/O β User I/O pin |
| Pin 52 | I/O β User I/O pin |
| Pin 53 | I/O β User I/O pin |
| Pin 54 | I/O β User I/O pin |
| Pin 55 | I/O β User I/O pin |
| Pin 56 | I/O β User I/O pin |
| Pin 57 | I/O β User I/O pin |
| Pin 58 | I/O β User I/O pin |
| Pin 59 | I/O β User I/O pin |
| Pin 60 | I/O β User I/O pin |
| Pin 61 | I/O β User I/O pin |
| Pin 62 | I/O β User I/O pin |
| Pin 63 | I/O β User I/O pin |
| Pin 64 | I/O β User I/O pin |
| Pin 65 | I/O β User I/O pin |
| Pin 66 | I/O β User I/O pin |
| Pin 67 | I/O β User I/O pin |
| Pin 68 | I/O β User I/O pin |
| Pin 69 | I/O β User I/O pin |
| Pin 70 | I/O β User I/O pin |
| Pin 71 | I/O β User I/O pin |
| Pin 72 | I/O β User I/O pin |
| Pin 73 | I/O β User I/O pin |
| Pin 74 | I/O β User I/O pin |
| Pin 75 | I/O β User I/O pin |
| Pin 76 | I/O β User I/O pin |
| Pin 77 | I/O β User I/O pin |
| Pin 78 | I/O β User I/O pin |
| Pin 79 | I/O β User I/O pin |
| Pin 80 | I/O β User I/O pin |
| Pin 81 | I/O β User I/O pin |
| Pin 82 | I/O β User I/O pin |
| Pin 83 | I/O β User I/O pin |
| Pin 84 | I/O β User I/O pin |
| Pin 85 | I/O β User I/O pin |
| Pin 86 | I/O β User I/O pin |
| Pin 87 | I/O β User I/O pin |
| Pin 88 | I/O β User I/O pin |
| Pin 89 | I/O β User I/O pin |
| Pin 90 | I/O β User I/O pin |
| Pin 91 | I/O β User I/O pin |
| Pin 92 | I/O β User I/O pin |
| Pin 93 | I/O β User I/O pin |
| Pin 94 | I/O β User I/O pin |
| Pin 95 | I/O β User I/O pin |
| Pin 96 | I/O β User I/O pin |
| Pin 97 | I/O β User I/O pin |
| Pin 98 | I/O β User I/O pin |
| Pin 99 | I/O β User I/O pin |
| Pin 100 | I/O β User I/O pin |
| Pin 101 | I/O β User I/O pin |
| Pin 102 | I/O β User I/O pin |
| Pin 103 | I/O β User I/O pin |
| Pin 104 | I/O β User I/O pin |
| Pin 105 | I/O β User I/O pin |
| Pin 106 | I/O β User I/O pin |
| Pin 107 | I/O β User I/O pin |
| Pin 108 | I/O β User I/O pin |
| Pin 109 | I/O β User I/O pin |
| Pin 110 | I/O β User I/O pin |
| Pin 111 | I/O β User I/O pin |
| Pin 112 | I/O β User I/O pin |
| Pin 113 | I/O β User I/O pin |
| Pin 114 | I/O β User I/O pin |
| Pin 115 | I/O β User I/O pin |
| Pin 116 | I/O β User I/O pin |
| Pin 117 | I/O β User I/O pin |
| Pin 118 | I/O β User I/O pin |
| Pin 119 | I/O β User I/O pin |
| Pin 120 | I/O β User I/O pin |
| Pin 121 | I/O β User I/O pin |
| Pin 122 | I/O β User I/O pin |
| Pin 123 | I/O β User I/O pin |
| Pin 124 | I/O β User I/O pin |
| Pin 125 | I/O β User I/O pin |
| Pin 126 | I/O β User I/O pin |
| Pin 127 | I/O β User I/O pin |
| Pin 128 | I/O β User I/O pin |
| Pin 129 | I/O β User I/O pin |
| Pin 130 | I/O β User I/O pin |
| Pin 131 | I/O β User I/O pin |
| Pin 132 | I/O β User I/O pin |
| Pin 133 | I/O β User I/O pin |
| Pin 134 | I/O β User I/O pin |
| Pin 135 | I/O β User I/O pin |
| Pin 136 | I/O β User I/O pin |
| Pin 137 | I/O β User I/O pin |
| Pin 138 | I/O β User I/O pin |
| Pin 139 | I/O β User I/O pin |
| Pin 140 | I/O β User I/O pin |
| Pin 141 | I/O β User I/O pin |
| Pin 142 | I/O β User I/O pin |
| Pin 143 | I/O β User I/O pin |
| Pin 144 | I/O β User I/O pin |
| Pin 145 | I/O β User I/O pin |
| Pin 146 | I/O β User I/O pin |
| Pin 147 | I/O β User I/O pin |
| Pin 148 | I/O β User I/O pin |
| Pin 149 | I/O β User I/O pin |
| Pin 150 | I/O β User I/O pin |
| Pin 151 | I/O β User I/O pin |
| Pin 152 | I/O β User I/O pin |
| Pin 153 | I/O β User I/O pin |
| Pin 154 | I/O β User I/O pin |
| Pin 155 | I/O β User I/O pin |
| Pin 156 | I/O β User I/O pin |
| Pin 157 | I/O β User I/O pin |
| Pin 158 | I/O β User I/O pin |
| Pin 159 | I/O β User I/O pin |
| Pin 160 | I/O β User I/O pin |
| Pin 161 | I/O β User I/O pin |
| Pin 162 | I/O β User I/O pin |
| Pin 163 | I/O β User I/O pin |
| Pin 164 | I/O β User I/O pin |
| Pin 165 | I/O β User I/O pin |
| Pin 166 | I/O β User I/O pin |
| Pin 167 | I/O β User I/O pin |
| Pin 168 | I/O β User I/O pin |
| Pin 169 | I/O β User I/O pin |
| Pin 170 | I/O β User I/O pin |
| Pin 171 | I/O β User I/O pin |
| Pin 172 | I/O β User I/O pin |
| Pin 173 | I/O β User I/O pin |
| Pin 174 | I/O β User I/O pin |
| Pin 175 | I/O β User I/O pin |
| Pin 176 | I/O β User I/O pin |
| Pin 177 | I/O β User I/O pin |
| Pin 178 | I/O β User I/O pin |
| Pin 179 | I/O β User I/O pin |
| Pin 180 | I/O β User I/O pin |
| Pin 181 | I/O β User I/O pin |
| Pin 182 | I/O β User I/O pin |
| Pin 183 | I/O β User I/O pin |
| Pin 184 | I/O β User I/O pin |
| Pin 185 | I/O β User I/O pin |
| Pin 186 | I/O β User I/O pin |
| Pin 187 | I/O β User I/O pin |
| Pin 188 | I/O β User I/O pin |
| Pin 189 | I/O β User I/O pin |
| Pin 190 | I/O β User I/O pin |
| Pin 191 | I/O β User I/O pin |
| Pin 192 | I/O β User I/O pin (per FLEX 8000 datasheet pin table; VCC/GND/CLK/CONFIG pins are interspersed - consult datasheet for exact assignments) |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPF8820AGC192-2 is suitable for 6 applications: Legacy 5 V Industrial Glue Logic, Telecom Backplane Interface Logic, Military and Avionics Retrocomputing, Prototyping Platform FPGA, Firmware-Equivalent IP Preservation, Bus Protocol Bridge and State Machine Controller.
Legacy 5 V Industrial Glue Logic
The EPF8820AGC192-2 is purpose-built for legacy 5 V industrial systems where modern sub-3.3 V FPGAs cannot directly interface with TTL buses. Its 5 V VCCINT supply and 3.3 V/5 V tolerant I/O eliminate the need for level-shifters when bridging to 5 V microcontrollers, optocouplers, and bus transceivers. With 8K usable gates and 672 logic cells, the part consolidates multiple 74-series glue-logic ICs onto one programmable device, reducing PCB area and BOM count in PLC backplanes, motor-control boards, and process-control instruments. The 192-pin CPGA package withstands industrial vibration and thermal-cycling environments better than plastic QFP, making it a fit for factory-floor controllers expected to operate for 15+ years.
Recommended
Telecom Backplane Interface Logic
The EPF8820AGC192-2 historically served telecom backplane designs as a programmable bus-interface controller, framing unit, or HDLC channel handler. Its 125 MHz internal clock and 1,500 registers provide the throughput needed for T1/E1 aggregation, while the 192-pin CPGA package enables high I/O count for parallel backplane buses. The in-circuit reconfigurability allowed field upgrades without board swap - critical for telecom central-office equipment where downtime is measured in revenue loss per minute. Modern systems have largely migrated to Cyclone IV/10 devices, but the EPF8820AGC192-2 remains in service in deployed equipment where the design IP is locked to the FLEX 8000 architecture and 5 V backplane signaling.
Recommended
Military and Avionics Retrocomputing
The 192-pin ceramic CPGA package qualifies the EPF8820AGC192-2 for military and avionics retrocomputing platforms where plastic-encapsulated parts are unacceptable for hermeticity and outgassing reasons. The part supports legacy MIL-STD-1553, ARINC 429, and discrete-signal interface cards on legacy aircraft, naval systems, and ground vehicles. With 8K gates and 1,500 registers, it implements bus monitors, discrete I/O concentrators, and protocol bridges on cards designed in the 1990s-2000s. Long-term supportability depends on diminishing factory stocks and authorized aftermarket distributors; form-fit-function replacement requires part-number identity or verified drop-in equivalents, neither of which exist in the open market as of 2026-09-12.
Recommended
Prototyping Platform FPGA
Universities, research labs, and retrocomputing hobbyists use the EPF8820AGC192-2 as a teaching and prototyping platform for FLEX 8000-era design flows, including the original Altera MAX+PLUS II and Quartus II development environments. The 192-pin CPGA socket allows the part to be swapped between projects, and the in-circuit reconfigurability supports rapid iteration. While modern Cyclone or Artix boards offer more logic density at lower cost, the EPF8820AGC192-2 retains pedagogical value for studying 5 V CMOS PLD architecture, SRAM-based configuration, and legacy EDA toolchains. Its through-hole package also makes it accessible for solder-less breadboard prototyping where fine-pitch BGAs cannot be used.
Recommended
Firmware-Equivalent IP Preservation
Many equipment manufacturers ship products with FLEX 8000 bitstreams that have been certified, validated, or otherwise locked by regulatory bodies (FDA, FAA, NRC). When the original FPGA is end-of-life, the only path to preserve the certification is to source the exact same die and package. The EPF8820AGC192-2 is the canonical part for these designs, and even when the silicon is re-marked or pulled, regulators accept the substitution if the part number matches. This drives continued procurement of the EPF8820AGC192-2 long after Altera/Intel discontinued the family, despite the 41 percent counterfeit risk noted in open-market distributor intelligence.
Recommended
Bus Protocol Bridge and State Machine Controller
The EPF8820AGC192-2 is well-suited to bus-protocol bridging between legacy and modern interfaces - for example, ISA-to-PCI bridges, VMEbus arbiters, or serial-to-parallel protocol converters. Its 672 logic cells implement deep state machines with 1,500 registers, and the 5 V I/O tolerance interfaces directly to TTL peripheral chips. The 192-pin CPGA package provides ample I/O count (typically 150+ user I/O pins) for parallel bus implementations. Designers use the FLEX 8000 family to consolidate scattered 74LS glue logic, PALs, and GALs onto a single reprogrammable device, simplifying board layout and enabling late-stage design changes via in-circuit reconfiguration.
Recommended
Recommended Products Summary
Engineering reference data for EPF8820AGC192-2 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPF8820AGC192-3 | EPF8636AQC208-4 | EPF8636AQC208-3 | EPF8452AQC160-4 | EPF81500ARC240-3 |
|---|---|---|---|---|---|---|
| Package | 192-pin CPGA | 192-pin CPGA (same) | 208-pin PQFP (different) | 208-pin PQFP (different) | 160-pin PQFP (different) | 240-pin PGA (different) |
| Brand | Intel (formerly Altera) | Intel (same brand) | Intel (same brand) | Intel (same brand) | Intel (same brand) | Intel (same brand) |
| Usable Gates | 8,000 | 8,000 (same die) | 6,000 (-25%) | 6,000 (-25%) | 4,000 (-50%) | 15,000 (+88%) |
| Logic Cells | 672 | 672 (same die) | [DATA_NEEDED] | [DATA_NEEDED] | [DATA_NEEDED] | [DATA_NEEDED] |
| Speed Grade | -2 | -3 (faster) | -4 (slower) | -3 (faster) | -4 (slower) | -3 (faster) |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| I/O Tolerance | 3.3 V / 5 V | 3.3 V / 5 V | 3.3 V / 5 V | 3.3 V / 5 V | 3.3 V / 5 V | 3.3 V / 5 V |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
| Configuration Method | SRAM, ICR | SRAM, ICR | SRAM, ICR | SRAM, ICR | SRAM, ICR | SRAM, ICR |
Key Differentiators
- Ceramic CPGA package for high-reliability through-hole designs (vs EPF8636AQC208-4)
- Exact 8K gate density with 1,500 registers (vs EPF8452AQC160-4)
- Speed grade -2 versus -3 or -4 alternatives (vs EPF8820AGC192-3)
Design Notes
Counterfeit risk is significant: per GlobalSpec distributor intelligence as of 2026-09-12, the EPF8820AGC192-2 has a 41 percent counterfeit threat in the open market. Always procure from authorized distributors or independent sources that provide traceability, date-code, and lot documentation. Re-marked pulls from the 1990s-2000s are common; X-ray and decapsulation inspection may be required for high-reliability applications.
The 192-pin CPGA package requires a through-hole PGA socket (e.g., 3M Textool or equivalent). Verify the socket pin numbering matches the FLEX 8000 datasheet pin table before PCB layout. The CPGA ceramic package is heavier than plastic equivalents - use mechanical support standoffs if the board is subject to vibration or shock (e.g., MIL-STD-810 environments).
FLEX 8000 I/O are 3.3 V/5 V tolerant but the VCCINT core is 5 V only. Do not interface 1.8 V or 2.5 V signals directly without level shifters. For multi-voltage buses, use external transceivers (e.g., 74LVTH245 for 3.3 V, 74HCT245 for 5 V TTL). Decouple VCCINT with 0.1 Β΅F ceramic + 10 Β΅F tantalum per supply pin per the FLEX 8000 datasheet decoupling recommendations.
Compliance Information
Ceramic CPGA package with lead-based terminations; RoHS non-compliant by virtue of package. Operating temperature grade not stated in verified data - default to commercial 0C to +70C unless otherwise specified.
