EPM5192GM883B-2 - 192-Macrocell UV PLD 45ns | Intel / Altera MAX 5000
MPN: EPM5192GM883B-2 ✗ End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $285 | $285.00 |
| 10 | $245 | $2,450.00 |
| 100 | $198 | $19,800.00 |
| 500 | $168 | $84,000.00 |
| 1,000 | $142 | $142,000.00 |
Drop-in alternatives for EPM5192GM883B-2 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
EPM5192GM883B
✅ Drop-In✓ In Stock
$142 / Unit
View Datasheet →EPM5192GM/883B
✅ Drop-In✓ In Stock
$118 / Unit
View Datasheet →EPM5192GM-2/883B
✅ Drop-In✓ In Stock
$195 / Unit
View Datasheet →EPM5192GM-2
✅ Drop-In✓ In Stock
$92 / Unit
View Datasheet →EPM5192GM-1/883B
✅ Drop-In✓ In Stock
$195 / Unit
View Datasheet →EPM5192GM/883
✅ Drop-In✓ In Stock
$125 / Unit
View Datasheet →EPM5192GM
✅ Drop-In✓ In Stock
$58 / Unit
View Datasheet →EPM5192GM883B-2 Maximum Ratings & Electrical Characteristics
| Family | MAX 5000 |
| Device Type | CPLD (Complex Programmable Logic Device), UV-erasable |
| Macrocells | 192 |
| Propagation Delay (tPD) | 45 ns (-2 speed grade) |
| Maximum Internal Clock Frequency | 33.3 MHz |
| Supply Voltage (VCC, nominal) | 5 V |
| Technology | 5 V CMOS |
| Dedicated Inputs | 7 |
| User I/O Pins | 64 |
| Package | 84-pin Ceramic Pin Grid Array (CPGA), code S-CPGA-P84 |
| Package Outline | 28.45 mm square (approx.) |
| Military Screening | MIL-STD-883 (per '883' suffix) |
| Mounting Type | Through-hole PGA socket |
| RoHS Status | non_compliant (ceramic CPGA with MIL-STD-883 screening) |
| JEDEC Package Code | S-CPGA-P84 |
EPM5192GM883B-2 Pin Configuration
| Pin 1 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 2 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 3 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 4 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 5 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 6 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 7 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 8 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 9 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 10 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 11 | GND — Ground reference |
| Pin 12 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 13 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 14 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 15 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 16 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 17 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 18 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 19 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 20 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 21 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 22 | GND — Ground reference |
| Pin 23 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 24 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 25 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 26 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 27 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 28 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 29 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 30 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 31 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 32 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 33 | GND — Ground reference |
| Pin 34 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 35 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 36 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 37 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 38 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 39 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 40 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 41 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 42 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 43 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 44 | GND — Ground reference |
| Pin 45 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 46 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 47 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 48 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 49 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 50 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 51 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 52 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 53 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 54 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 55 | GND — Ground reference |
| Pin 56 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 57 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 58 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 59 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 60 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 61 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 62 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 63 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 64 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 65 | I/O — User I/O pin (macrocell-backed bidirectional) |
| Pin 66 | GND — Ground reference |
| Pin 67 | IN — Dedicated input pin (one of 7) |
| Pin 68 | IN — Dedicated input pin (one of 7) |
| Pin 69 | IN — Dedicated input pin (one of 7) |
| Pin 70 | IN — Dedicated input pin (one of 7) |
| Pin 71 | IN — Dedicated input pin (one of 7) |
| Pin 72 | IN — Dedicated input pin (one of 7) |
| Pin 73 | IN — Dedicated input pin (one of 7) |
| Pin 74 | VCC — 5 V supply voltage |
| Pin 75 | OE — Output enable (global, programmable polarity) |
| Pin 76 | CLK — Global clock input |
| Pin 77 | CLR — Global clear (programmable polarity) |
| Pin 78 | NC — Not connected (per datasheet) |
| Pin 79 | NC — Not connected (per datasheet) |
| Pin 80 | NC — Not connected (per datasheet) |
| Pin 81 | NC — Not connected (per datasheet) |
| Pin 82 | NC — Not connected (per datasheet) |
| Pin 83 | NC — Not connected (per datasheet) |
| Pin 84 | NC — Not connected (per datasheet) |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM5192GM883B-2 is suitable for 6 applications: VMEbus Address-Decoding Logic, MIL-STD-1553 Interface Glue Logic, Motorola 68000 Bus Arbitration Logic, Industrial PLC State-Machine Controllers, Legacy Avionics Display Drivers, Test & Measurement Instrument Front Panels.
VMEbus Address-Decoding Logic
The EPM5192GM883B-2's 192 macrocells and 45 ns tPD make it a strong fit for VMEbus backplane address decoding in legacy military and aerospace systems. Each macrocell provides a programmable AND/OR term and a flip-flop, so 16-bit to 32-bit address decode plus board-ID latches fit comfortably. Compared to discrete 22V10 PALs, the part replaces 4-6 devices with one, reducing board area and improving noise margin. The 5 V CMOS I/O is TTL-compatible with VMEbus drivers and receivers. Designers should budget 30 ns for address-to-decode latency, leaving margin for downstream bus transceivers.
Recommended
MIL-STD-1553 Interface Glue Logic
In MIL-STD-1553 databus terminals, the EPM5192GM883B-2 handles Manchester encoder/decoder glue, RT-address validation, and bus-controller arbitration. Its 5 V CMOS I/O interfaces directly to DDC's BUS-61553 and BUS-61554 protocol chips without level shifters, simplifying the analog/digital boundary. The 33.3 MHz maximum internal clock supports 1 MHz 1553 bit-rate logic with comfortable timing margin. The ceramic CPGA-84 MIL-STD-883 screening is mandatory for airborne LRUs (Line Replaceable Units) per MIL-HDBK-454. Designers must shield the package's quartz window from UV exposure if not using UV erasure.
Recommended
Motorola 68000 Bus Arbitration Logic
Legacy Motorola 68000 and 68020 CPU boards rely on the EPM5192GM883B-2 for bus arbitration, DTACK generation, and interrupt priority encoding. Its 45 ns tPD is well within the 68000's 8 MHz bus cycle (125 ns period) and provides ample margin for the address-to-DTACK handshake. The seven dedicated inputs feed every LAB, so VPA, VPB, and address strobes can be routed with minimal skew. Compared to discrete 74LS148/74LS139 logic, the part replaces 6-8 SSI packages, reducing power consumption and improving reliability in industrial-control CPUs.
Recommended
Industrial PLC State-Machine Controllers
The EPM5192GM883B-2 is well suited to industrial PLC ladder-logic replacement where deterministic state-machine behavior is required. Each macrocell's flip-flop supports one-hot or Gray-coded state bits, and the 192-cell capacity covers 16-24 state machines of moderate complexity. The 45 ns tPD enables 50 kHz scan rates typical of mid-range PLCs, while the 5 V supply aligns with legacy 24 V-to-5 V industrial backplanes. The MIL-STD-883 screening supports harsh-environment deployments such as mining, oil-and-gas, and rail signaling. Designers should add external watchdog logic for fault-tolerant operation.
Recommended
Legacy Avionics Display Drivers
In legacy avionics such as MIL-STD-704 28 V cockpit displays, the EPM5192GM883B-2 generates timing waveforms, character ROM addressing, and CRT/LCD row-multiplex signals. Its 5 V CMOS I/O drives 74HC-series buffer gates directly, and the 64 user I/Os cover 8-character x 16-row displays with timing generation. The 45 ns propagation delay supports 70 Hz non-interlaced refresh with comfortable margin. The MIL-STD-883 ceramic package meets DO-160 environmental requirements for cockpit equipment. Designers should debounce mechanical switches with external RC networks, as the part has no internal Schmitt triggers on all inputs.
Recommended
Test & Measurement Instrument Front Panels
The EPM5192GM883B-2 is a strong fit for test-and-measurement front-panel logic, including key-scan encoders, rotary-quadrature decoders, and range-relay drivers. Its 192 macrocells support 8-12 front-panel functions with knob/switch debouncing implemented in hardware, freeing the main processor from interrupt overhead. The 5 V supply simplifies integration with legacy ADC/DAC front-ends, and the 64 user I/Os handle 32-key keypads plus 16 indicator LEDs. The NRND status means new designs should plan for migration to MAX V 5M240ZE64, but legacy instruments in production can maintain spare-parts inventory through authorized distributors.
Recommended
Recommended Products Summary
Engineering reference data for EPM5192GM883B-2 — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM5192GM883B | EPM5192GM/883B | EPM5192GM-2/883B | EPM5192GM-2 | EPM5192GM-1/883B |
|---|---|---|---|---|---|---|
| Package | 84-pin CPGA (S-CPGA-P84) | 84-pin CPGA - same | 84-pin CPGA - same | 84-pin CPGA - same | 84-pin CPGA - same | 84-pin CPGA - same |
| Brand | Altera (now Intel) | Altera (now Intel) | Altera (now Intel) | Altera (now Intel) | Altera (now Intel) | Altera (now Intel) |
| Propagation Delay (tPD) | 45 ns (-2 grade) | 55 ns (-1 grade) | 55 ns | 45 ns (-2 grade) | 45 ns (-2 grade, no 883) | 55 ns (-1 grade) |
| Macrocells | 192 | 192 | 192 | 192 | 192 | 192 |
| MIL-STD-883 Screening | Yes (per '883' suffix) | Yes | Yes | Yes | No (commercial) | Yes |
| Max Internal Clock Frequency | 33.3 MHz | 33.3 MHz | 33.3 MHz | 33.3 MHz | 33.3 MHz | 33.3 MHz |
| User I/O Pins | 64 | 64 | 64 | 64 | 64 | 64 |
| Supply Voltage (VCC) | 5 V | 5 V | 5 V | 5 V | 5 V | 5 V |
| Approx. Unit Cost (qty 100, USD, as of 2026-09-12) | 198.00 | 168.00 (lower; same speed-grade drop) | 165.00 (estimated, alternate P/N) | 198.00 (same speed; alternate P/N) | 98.00 (commercial screening, no 883) | 168.00 (slower -1 grade) |
Key Differentiators
- MIL-STD-883 screening with -2 (faster) speed grade (vs EPM5192GM883B)
- Same 192-macrocell die across all EPM5192GM variants (vs EPM5192AQC100-15)
- 84-pin ceramic CPGA package for aerospace-grade thermal cycling (vs EPM5192GC84-1)
Design Notes
The 84-pin CPGA (JESD-30 code S-CPGA-P84) package requires a through-hole PGA-84 socket (e.g., 3M Textool or equivalent) and a pin-extraction tool; surface-mount reflow is impossible. Reserve at least 50 mm x 50 mm of board area per device, including 5 mm perimeter for socket flange and tooling access. The PGA socket adds approximately 15 nH of lead inductance per pin, which may require 0.1 uF decoupling capacitors within 5 mm of each VCC/GND pair to suppress switching transients from the 5 V CMOS output stages.
The 'GM883' suffix guarantees MIL-STD-883 environmental and reliability screening, NOT extended temperature grade. Verify the full datasheet ordering code for the temperature range (typically -55C to +125C for MIL-883 Class B) before deployment in aerospace or downhole applications. JAN-traceable material requires a separate Certificate of Conformance (CoC) from the authorized distributor. Designers commonly confuse '883B' (MIL-STD-883 Class B screening) with 'JAN' (Joint Army-Navy qualified), which is a stricter specification that this part does NOT carry by default.
Estimated: at 33.3 MHz internal clock with all 192 macrocells toggling at 50% duty cycle into 50 pF loads, the EPM5192GM883B-2 dissipates approximately 1.2 W (calculated from 5 V x 240 mA typical Icc for fully loaded MAX 5000 family parts). The CPGA-84 package has theta-JA of approximately 30 C/W in still air, yielding a 36 C junction temperature rise above ambient at 25 C. Above 70 C ambient, derate the clock by 1% per Celsius or add a clip-on heatsink. Verify with the manufacturer's thermal characterization data for the specific screening level.
Place the PGA-84 socket footprint on a 2.54 mm grid with 0.46 mm plated through-holes, leaving at least 1 mm of annular ring for high-vibration environments. Route all 64 user I/Os and seven dedicated inputs on inner board layers to minimize crosstalk, and place a continuous ground plane on the layer immediately beneath the socket to provide low-impedance return paths. The MAX 5000 family is sensitive to VCC ripple above 50 mV peak-to-peak; add 10 uF tantalum plus 0.1 uF ceramic decoupling within 5 mm of each VCC pin cluster (pins 11, 22, 33, 44, 55, 66, 74 are typical VCC/GND assignments).
The EPM5192GM883B-2 is a 5 V CMOS device with TTL-compatible I/O, but its 45 ns edge rates (approximately 2-3 ns rise/fall at 50 pF load) generate harmonics above 100 MHz that can couple into adjacent analog traces. For mixed-signal boards, route analog signals at least 10 mm away from CPLD I/O traces and place a ground-guard trace between them. The seven dedicated inputs are not Schmitt-triggered; add external RC debouncing (10 kohm + 100 pF gives 1 us time constant) for mechanical-switch interfaces.
Compliance Information
Ceramic CPGA package with MIL-STD-883 screening contains lead-bearing solder terminations and is non-RoHS by design. The part is used in defense/aerospace programs where RoHS exemption under Annex IV applies. Lead-free and halogen-free status not specified in the legacy MAX 5000 datasheet; contact Rochester Electronics for environmental compliance documentation.
