EPM5192LI - 192-Macrocell MAX 5000 CPLD 40MHz 5V | Altera
MPN: EPM5192LI β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $18.5 | $18.50 |
| 10 | $16.2 | $162.00 |
| 100 | $13.85 | $1,385.00 |
| 500 | $11.4 | $5,700.00 |
| 1,000 | $9.75 | $9,750.00 |
Drop-in alternatives for EPM5192LI β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPM5192LC84
β Drop-Inβ In Stock
$15.95 / Unit
View Datasheet βEPM5192LC84-1
β Drop-Inβ In Stock
$21.85 / Unit
View Datasheet βEPM5192LC84-2
β Drop-Inβ In Stock
$7.1 / Unit
View Datasheet βEPM5192JC84-1
β Drop-Inβ In Stock
$15.2 / Unit
View Datasheet βEPM5192GC84-1
β Drop-Inβ In Stock
$14.2 / Unit
View Datasheet βEPM5192LI Maximum Ratings & Electrical Characteristics
| Device Family | MAX 5000 |
| Device Type | CPLD (Complex Programmable Logic Device) |
| Macrocells | 192 |
| Usable Gates | 3,750 |
| Logic Array Blocks (LABs) | 12 |
| Maximum Operating Frequency | 40 MHz |
| Propagation Delay (tPD) | 55 ns |
| Supply Voltage (VCC) | 4.5 V to 5.5 V |
| Technology | CMOS, UV-erasable EPROM |
| Dedicated Inputs | 7 |
| Total Inputs | 72 |
| User I/O Pins | 64 |
| Package | 84-pin PQCC (J84) |
| JEDEC Package Code | S-PQCC-J84 |
| Operating Temperature Range | Industrial (-40C to +85C) |
| Mounting Type | Surface Mount |
| RoHS Status | unknown |
EPM5192LI Pin Configuration
| Pin 1 | I/O β User I/O pin |
| Pin 2 | I/O β User I/O pin |
| Pin 3 | I/O β User I/O pin |
| Pin 4 | I/O β User I/O pin |
| Pin 5 | I/O β User I/O pin |
| Pin 6 | I/O β User I/O pin |
| Pin 7 | I/O β User I/O pin |
| Pin 8 | I/O β User I/O pin |
| Pin 9 | I/O β User I/O pin |
| Pin 10 | I/O β User I/O pin |
| Pin 11 | GND β Ground |
| Pin 12 | I/O β User I/O pin |
| Pin 13 | I/O β User I/O pin |
| Pin 14 | I/O β User I/O pin |
| Pin 15 | I/O β User I/O pin |
| Pin 16 | I/O β User I/O pin |
| Pin 17 | I/O β User I/O pin |
| Pin 18 | I/O β User I/O pin |
| Pin 19 | I/O β User I/O pin |
| Pin 20 | I/O β User I/O pin |
| Pin 21 | I/O β User I/O pin |
| Pin 22 | GND β Ground |
| Pin 23 | I/O β User I/O pin |
| Pin 24 | I/O β User I/O pin |
| Pin 25 | I/O β User I/O pin |
| Pin 26 | I/O β User I/O pin |
| Pin 27 | I/O β User I/O pin |
| Pin 28 | I/O β User I/O pin |
| Pin 29 | I/O β User I/O pin |
| Pin 30 | I/O β User I/O pin |
| Pin 31 | I/O β User I/O pin |
| Pin 32 | I/O β User I/O pin |
| Pin 33 | GND β Ground |
| Pin 34 | I/O β User I/O pin |
| Pin 35 | I/O β User I/O pin |
| Pin 36 | I/O β User I/O pin |
| Pin 37 | I/O β User I/O pin |
| Pin 38 | I/O β User I/O pin |
| Pin 39 | I/O β User I/O pin |
| Pin 40 | I/O β User I/O pin |
| Pin 41 | I/O β User I/O pin |
| Pin 42 | I/O β User I/O pin |
| Pin 43 | I/O β User I/O pin |
| Pin 44 | GND β Ground |
| Pin 45 | I/O β User I/O pin |
| Pin 46 | I/O β User I/O pin |
| Pin 47 | I/O β User I/O pin |
| Pin 48 | I/O β User I/O pin |
| Pin 49 | I/O β User I/O pin |
| Pin 50 | I/O β User I/O pin |
| Pin 51 | I/O β User I/O pin |
| Pin 52 | I/O β User I/O pin |
| Pin 53 | I/O β User I/O pin |
| Pin 54 | I/O β User I/O pin |
| Pin 55 | GND β Ground |
| Pin 56 | I/O β User I/O pin |
| Pin 57 | I/O β User I/O pin |
| Pin 58 | I/O β User I/O pin |
| Pin 59 | I/O β User I/O pin |
| Pin 60 | I/O β User I/O pin |
| Pin 61 | I/O β User I/O pin |
| Pin 62 | I/O β User I/O pin |
| Pin 63 | I/O β User I/O pin |
| Pin 64 | I/O β User I/O pin |
| Pin 65 | I/O β User I/O pin |
| Pin 66 | GND β Ground |
| Pin 67 | I/O β User I/O pin |
| Pin 68 | I/O β User I/O pin |
| Pin 69 | I/O β User I/O pin |
| Pin 70 | I/O β User I/O pin |
| Pin 71 | I/O β User I/O pin |
| Pin 72 | I/O β User I/O pin |
| Pin 73 | I/O β User I/O pin |
| Pin 74 | I/O β User I/O pin |
| Pin 75 | I/O β User I/O pin |
| Pin 76 | I/O β User I/O pin |
| Pin 77 | GND β Ground |
| Pin 78 | I/O β User I/O pin |
| Pin 79 | I/O β User I/O pin |
| Pin 80 | I/O β User I/O pin |
| Pin 81 | I/O β User I/O pin |
| Pin 82 | I/O β User I/O pin |
| Pin 83 | I/O β User I/O pin |
| Pin 84 | VCC β +5V supply |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPM5192LI is suitable for 6 applications: Legacy Industrial Control Glue Logic, Telecom Backplane Address Decoding, Military/Aerospace Replacement Boards, VMEbus / Multibus Interface Logic, Replacing Discrete 74-Series Logic Stacks, Long-Life Cycle Sustaining Engineering.
Legacy Industrial Control Glue Logic
The EPM5192LI's 192 macrocells and 55 ns deterministic propagation delay make it ideal for replacing stacks of 74LS/74F-series glue logic in legacy industrial controllers. Its non-volatile UV-EPROM configuration means instant-on behavior on power-up with no boot PROM, which is critical for deterministic machine start-up sequences. The 64 user I/O pins handle address decoding, chip-select generation, and interrupt steering in PLC backplanes. Industrial temperature grade (-40C to +85C) and 5V tolerance match the noisy 24V-isolated supply rails common in factory-floor PLCs. Engineers should plan a migration path to MAX II (EPM240/EPM570) for new designs to avoid future obsolescence.
Recommended
Telecom Backplane Address Decoding
The EPM5192LI's 12 Logic Array Blocks and deterministic tPD are well-suited to multi-drop backplane address decoding in legacy telecom shelves. Its 7 dedicated inputs and 72 total inputs allow fan-in from many address/data lines without external buffering, while 64 I/O pins drive chip-select outputs to memory banks and peripheral ASICs. The 5V-only supply integrates cleanly with the TTL-era backplane transceivers still found in installed central-office equipment. The 40 MHz toggle rate comfortably covers 8 MHz VMEbus and 16 MHz Multibus timing budgets. For new builds, the MAX V 5M160ZE64 offers pin-compatible modernization in a smaller QFP package.
Recommended
Military/Aerospace Replacement Boards
When EOL boards must be reproduced exactly for military and aerospace customers, the EPM5192LI is the plastic industrial-temp counterpart to the Mil-Std-883-screened EPM5192JM/883B. Both share the 192-macrocell die, so verified JEDEC timing models and vector patterns remain valid. The PQCC plastic package suits non-space-flight ground systems, training simulators, and depot-level spares. For flight hardware, designers must step up to the JM/883B variant regardless, since plastic parts are not on the QML/QPL list. Always confirm derating against the system's required operating-temperature envelope before reuse.
Recommended
VMEbus / Multibus Interface Logic
The EPM5192LI provides the bus arbitration, address latching, and DTACK generation required for legacy VMEbus (VME64) and Multibus interface cards. Its 55 ns propagation delay fits comfortably within the VMEbus 40 ns DTACK timing budget when paired with a single wait state, and its 192 macrocells can host the entire bus-state machine plus interrupt controller. The 84-pin PQCC package places all major bus signals on dedicated pins, simplifying PCB routing on 6U Eurocards. Industrial temperature grade ensures operation in unconditioned telecom shelters and industrial enclosures without derating.
Recommended
Replacing Discrete 74-Series Logic Stacks
The EPM5192LI was specifically designed to consolidate dozens of 74LS/74F/74ALS TTL packages into a single programmable device, simplifying board layout, reducing power, and improving reliability. Its 192 macrocells replace roughly 30-50 equivalent 20-pin MSI packages, while its 5V I/O is directly TTL-compatible without level shifters. The deterministic 55 ns timing lets designers replace asynchronous state machines without re-validating race conditions. For modern designs, consider MAX II or MAX V CPLDs, which provide lower power (lower ICC), JTAG boundary-scan, and in-system programmability.
Recommended
Long-Life Cycle Sustaining Engineering
Medical, defense, and industrial-automation systems with 15-25 year field-life requirements still depend on the EPM5192LI for sustaining-engineering spares. Its obsolete but well-documented architecture allows field-replaceable units to be built, tested, and qualified using the original design files and verification vectors. Independent distributors maintain tested, traceable inventory specifically for these programs. Lifecycle planners should still evaluate MAX V as a second-source on a parallel PCB revision, in case future EOL notices on the EPM5192LI tighten further.
Recommended
Recommended Products Summary
Engineering reference data for EPM5192LI β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPM5192LC84 | EPM5192LC84-1 | EPM5192LC84-2 | EPM5192JC84-1 | EPM5192GC84-1 |
|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | 84-pin PQCC (J84) | 84-pin PQCC (J84) - same | 84-pin PQCC (J84) - same | 84-pin PQCC (J84) - same | 84-pin PQCC (J84) - same | 84-pin PQCC (J84) - same |
| Macrocells | 192 | 192 | 192 | 192 | 192 | 192 |
| Operating Temperature | -40C to +85C (Industrial) | 0C to +70C (Commercial) | 0C to +70C (Commercial) | 0C to +70C (Commercial) | 0C to +70C (Commercial) | 0C to +70C (Commercial) |
| Propagation Delay (tPD) | 55 ns | 55 ns | [DATA_NEEDED: faster -1 grade tPD] | [DATA_NEEDED: slower -2 grade tPD] | [DATA_NEEDED: J-grade tPD] | [DATA_NEEDED: G-grade tPD] |
| Supply Voltage | 4.5V to 5.5V | 4.5V to 5.5V | 4.5V to 5.5V | 4.5V to 5.5V | 4.5V to 5.5V | 4.5V to 5.5V |
| Logic Array Blocks | 12 | 12 | 12 | 12 | 12 | 12 |
| User I/O Pins | 64 | 64 | 64 | 64 | 64 | 64 |
| Lifecycle Status | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete | Obsolete |
Key Differentiators
- Industrial temperature grade for harsh environments (vs EPM5192LC84)
- Plastic PQCC package for cost-sensitive industrial designs (vs EPM5192JM/883B)
- Non-volatile UV-EPROM configuration for instant-on (vs EPM240T100C5N (MAX II))
Design Notes
The EPM5192LI draws ICC in the 200-400 mA range during DC operation (programming current is much higher). Provide a 5V rail with at least 100 uF of bulk decoupling plus a 0.1 uF ceramic cap within 25 mm of the VCC/GND pins. The 5V supply must be monotonic and stay within 4.5V-5.5V during power-up, or EPROM cells may program incorrectly. Add a power-on-reset supervisor if the upstream 5V regulator has soft start-up.
The 84-pin PQCC package has a theta_JA of approximately 35 C/W in still air. At industrial temperature, derate ICC by 1.5 mA per C above 70C. Avoid placing the device near high-power dissipation components; the EPROM quartz window (if present) is sensitive to sustained thermal gradients. For conformal-coated boards, ensure the coating does not insulate the J84 thermal pad area.
Do not confuse the EPM5192LI (plastic PQCC industrial) with the EPM5192JM/883B (ceramic JLCC Mil-Std-883). They share the same die but different packages - they are NOT drop-in. Also, MAX 5000 devices use a 5V-only programming algorithm; using a MAX II or MAX V programmer will damage the part. Finally, the device is obsolete: for new designs, use EPM240T100C5N (MAX II) or 5M80ZE64C5N (MAX V) instead.
With a 55 ns propagation delay, the EPM5192LI has roughly 8 ns of setup margin in a 40 MHz synchronous design. Keep output traces under 50 mm to avoid ringing on the TTL-level outputs, and add 22-33 ohm series damping on heavily-loaded address/data buses. For address-decode applications, place the CPLD close to the memory/ASIC chip-select pins to minimize stub length and reflection.
Compliance Information
The EPM5192LI is a legacy 1990s-era Altera product. RoHS/REACH compliance status is not documented on the official Intel/ALTERA product page (the part is obsolete). The plastic PQCC package likely contains lead-based solder; customers requiring RoHS-compliant assemblies should evaluate the EPM5192AQI100 or MAX V 5M160ZE64C5N as modern alternatives.
