Altera

EPM9560RC240-3 - MAX 9000 CPLD 560 Macrocell | Altera

MPN: EPM9560RC240-3 ✗ End of Life
In Stock Ships in 1-3 business days
5 V Vdss 240-pin RQFP (PowerQuad II) Package [DATA_NEEDED: fMAX] Speed EEPROM (non-volatile) Memory
From $202.32 USD / Unit
MOQ: 1 |
Price updated: 2026-09-13
Volume Pricing
Qty Unit Price Extended
1 $224.8 $224.80
10 $202.32 $2,023.20
100 $202.32 $20,232.00
500 $202.32 $101,160.00
1,000 $202.32 $202,320.00
ℹ️ All prices are in USD

Drop-in alternatives for EPM9560RC240-3 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Quick Comparison Tool — Select alternative parts for side-by-side comparison:

EPM9560RC240-2

✅ Drop-In
Altera
📦 240-pin RQFP (PowerQuad II)
MAX 9000 · 560 macrocells · 12,000 · 2 ns (speed grade -2) · 100 MHz · 5 V · 212 · 240-pin RQFP (Metric QFP)

✓ In Stock

$180 / Unit

View Datasheet →

EPM9560RC240-1O

✅ Drop-In
Intel
📦 240-pin RQFP (PowerQuad II)
MAX 9000 · 12,000 · 560 · 35 · 216 · 12 ns (typ, -1 speed grade) · 3.0 ns · 4.8 ns

✓ In Stock

$51.07 / Unit

View Datasheet →

EPM9560RC240-10

✅ Drop-In
Altera
📦 240-pin RQFP (PowerQuad II)
Complex Programmable Logic Device (CPLD) · MAX 9000 · 12,000 gates · 560 · 12 · 144.9 MHz · 10 ns · 5 V

✓ In Stock

Contact for price

View Datasheet →

EPM9560RC240-15

✅ Drop-In
Intel
📦 240-pin RQFP (PowerQuad II)
MAX 9000 (CMOS EEPROM-based) · 560 · 12,000 · 191 · 240-pin RQFP (32x32 mm) with exposed pad · 15 ns · 145 MHz · 5.0 V

✓ In Stock

$174.72 / Unit

View Datasheet →

EPM9560RC240-15YY

✅ Drop-In
Intel
📦 240-pin RQFP (PowerQuad II)
MAX 9000A · CMOS EEPROM-based CPLD · 560 · 12,000 · 191 · 117.6 MHz · 15 ns · 5.0 V

✓ In Stock

$64.5 / Unit

View Datasheet →

EPM9560RC240-3 Maximum Ratings & Electrical Characteristics

Device Type Complex Programmable Logic Device (CPLD)
Family MAX 9000
Macrocells 560
Usable Gates 12000
Logic Array Blocks (LABs) 20
Pin-to-Pin Propagation Delay 3 ns (speed grade -3)
Supply Voltage (VCCINT) 5 V
Supply Voltage (VCCIO) 5 V
User I/O Pins 192
Package 240-pin RQFP (PowerQuad II)
Mounting Type Surface Mount
Configuration Memory EEPROM (non-volatile)
Operating Temperature Range 0C to +70C (commercial)

EPM9560RC240-3 240-pin rqfp (powerquad ii) Pin Configuration Guide

Complete pinout information for EPM9560RC240-3 (240-pin rqfp (powerquad ii) package) with 192 pins. This digital IC includes GPIO, communication interfaces (UART, SPI, I2C), and power pins. Refer to the manufacturer datasheet for alternate pin functions and configuration options. Essential for embedded system design and PCB layout.

240-pin rqfp (powerquad ii) package pinout diagram for EPM9560RC240-3

No detailed pinout data available for EPM9560RC240-3.

Refer to the datasheet for full pin configuration.

Estimated pin count: 192 pins (digital package)

Safe Operating Area (SOA) & Thermal Characteristics

Safe Operating Area Chart Default safe operating area chart for EPM9560RC240-3 Drain-to-Source Voltage (Vds) Drain Current (Id)

No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.

Typical Applications

EPM9560RC240-3 is suitable for 6 applications: PCI Bus Interface and Bridging, Telecommunications Line-Card Control, Industrial Automation Controllers, Legacy System Glue Logic Replacement, Test and Measurement Instrumentation, Military and Aerospace Legacy Upgrades.

🖥️

PCI Bus Interface and Bridging

The EPM9560RC240-3 fits PCI bus interface and bridging because its 3 ns pin-to-pin delay and 192 user I/O pins meet the timing and signal-count demands of PCI target and bridge logic. With 560 macrocells, it implements address decoding, parity generation, and configuration-space registers in a single device. The 5 V I/O interfaces directly with legacy PCI and ISA buses without level shifters, reducing component count. Placed between the host bus and peripheral devices, it adds deterministic single-cycle logic delays that simplify static timing analysis. Unlike SRAM-based FPGAs, its EEPROM configuration is instant-on, so the bridge is active immediately after power-up with no configuration load time.

🌐

Telecommunications Line-Card Control

The EPM9560RC240-3 suits telecommunications line-card control because its 560 macrocells and 192 I/O pins handle channelized control, alarm monitoring, and bus arbitration on dense line cards. The 3 ns propagation delay supports synchronous state machines clocked at rates typical of TDM and SONET control interfaces, while the 5 V I/O matches legacy telecom backplane signaling. Its non-volatile EEPROM configuration ensures the card boots into a known logic state without an external configuration PROM, improving reliability in always-on central-office equipment. The deterministic routing of the MAX 9000 architecture lets designers bound worst-case control-path delays, which is essential for meeting telecom availability requirements.

🏭

Industrial Automation Controllers

The EPM9560RC240-3 is well suited to industrial automation controllers because its 5 V I/O interfaces directly with 5 V sensors, relays, and legacy PLC backplanes, and its 560 macrocells implement multi-axis sequencing and safety interlock logic. The 3 ns pin-to-pin delay supports fast encoder and limit-switch response, while the 192 I/O pins accommodate the high signal count of a machine-control board. EEPROM configuration gives instant-on operation after power interruption, which is critical on factory floors where recovery time matters. The device's wide commercial temperature range covers typical cabinet environments, and its deterministic timing simplifies validation of safety-related control paths.

🔧

Legacy System Glue Logic Replacement

The EPM9560RC240-3 replaces racks of discrete 74-series logic and older PAL/GAL devices in legacy systems, consolidating bus decoding, wait-state generation, and interrupt arbitration into one 240-pin RQFP device. Its 560 macrocells absorb dozens of SSI/MSI packages, reducing board area and power while improving reliability. Because the MAX 9000 family is EEPROM-based, the replacement logic is non-volatile and instant-on, matching the behavior of the discrete logic it replaces. The 5 V core and I/O preserve existing signal levels, so no redesign of surrounding circuitry is required. This makes the device a practical drop-in for sustaining long-lifecycle industrial, medical, and defense equipment.

🔧

Test and Measurement Instrumentation

The EPM9560RC240-3 fits test and measurement instrumentation because its 3 ns pin-to-pin delay supports high-speed trigger and timing generation, while 192 I/O pins handle wide data and control buses in a single device. The 560 macrocells implement pattern generators, event counters, and bus interfaces that would otherwise require multiple discrete ICs. Its 5 V I/O drives legacy instrument backplanes directly, and EEPROM configuration ensures the instrument is ready immediately at power-on without a configuration boot sequence. Deterministic MAX 9000 routing allows designers to bound trigger latency precisely, which is important for repeatable measurement results in automated test equipment.

✈️

Military and Aerospace Legacy Upgrades

The EPM9560RC240-3 is used in military and aerospace legacy upgrades because its EEPROM configuration is immune to the single-event upsets that can corrupt SRAM-based FPGAs, and its instant-on behavior suits systems that must resume operation immediately after power cycling. The 560 macrocells and 192 I/O pins support complex bus and control logic in a single 240-pin RQFP package, reducing board-level interconnects that are vulnerable to vibration and thermal cycling. The 5 V I/O matches legacy avionics and ground-equipment signaling. For long-lifecycle programs, pin-compatible MAX 9000 speed grades provide a second source when the -3 grade is unavailable.

What is the EPM9560RC240-3?
The EPM9560RC240-3 is an Altera MAX 9000 series CPLD with 560 macrocells, 12,000 usable gates, and a 3 ns pin-to-pin propagation delay in a 240-pin RQFP package. It is a 5 V EEPROM-based programmable logic device used for high-density glue logic and bus interfacing.
What are the key specifications of EPM9560RC240-3 that engineers should know?
The EPM9560RC240-3 offers 560 macrocells, 12,000 usable gates, 192 user I/O pins, a 3 ns pin-to-pin delay (speed grade -3), and a 5 V core and I/O supply in a 240-pin RQFP package. Its EEPROM configuration is non-volatile and instant-on, making it suitable for deterministic control logic.
What is the difference between EPM9560RC240-3 and EPM9560RC240-15?
The EPM9560RC240-3 is the faster speed grade with a 3 ns pin-to-pin delay, while the EPM9560RC240-15 has a 15 ns delay. Both share the same 560-macrocell MAX 9000 die and 240-pin RQFP footprint, so the -3 can replace the -15 in most designs, but the -15 cannot always meet -3 timing requirements.
What is the best drop-in replacement for EPM9560RC240-3?
The best drop-in replacements are other MAX 9000 speed grades in the same 240-pin RQFP package, such as EPM9560RC240-2, EPM9560RC240-1O, and EPM9560RC240-10. These share the identical footprint and pinout; the -2 is faster (2 ns) while the -10 is slower (10 ns), so verify timing margins before substituting.
Can EPM9560RC240-15 replace EPM9560RC240-3?
Yes, EPM9560RC240-15 can physically replace EPM9560RC240-3 because both use the same 240-pin RQFP package and pinout, but it is slower (15 ns vs 3 ns pin-to-pin). It is only a valid substitute if your design's critical path timing allows the slower speed grade; otherwise timing violations may occur.
Where to buy EPM9560RC240-3 online?
EPM9560RC240-3 is available through independent distributors and specialty CPLD suppliers such as Bristol Electronics and ComSIT USA, as listed on Octopart and DigiPart. As of 2026-09-13, pricing starts around $224.80 for quantity 1. Because the part is obsolete, verify stock and authenticity before ordering.
What is the price of EPM9560RC240-3?
As of 2026-09-13, EPM9560RC240-3 distributor pricing is approximately $224.80 for quantity 1, with volume pricing around $202.32 at quantities of 10 and above. Prices for obsolete CPLDs vary significantly by distributor and stock age, so request a current quote before purchasing.
What is the lead time for EPM9560RC240-3?
Lead time for EPM9560RC240-3 depends on distributor stock because the device is obsolete and no longer in production. In-stock independent distributor inventory typically ships within 1-2 weeks, while broker-sourced or overseas stock may take 4-8 weeks. Always confirm availability and date code before committing to a production schedule.
Is EPM9560RC240-3 in stock?
EPM9560RC240-3 stock varies by distributor because the part is obsolete. As of 2026-09-13, listings on Octopart, DigiPart, and ic2ic show limited independent-distributor inventory. Check multiple sources and request real-time stock confirmation, since obsolete CPLD availability changes frequently.
EPM9560RC240-3 vs EPM9560RC240-2 - which is better?
EPM9560RC240-2 is faster, with a 2 ns pin-to-pin delay versus 3 ns for the EPM9560RC240-3, while both share the same 560-macrocell die and 240-pin RQFP package. Choose the -2 for higher clock rates or tighter timing; choose the -3 if it meets your timing and is more available or lower cost.
When should I choose EPM9560RC240-3 over EPM9560RC240-10?
Choose EPM9560RC240-3 when your design needs a 3 ns pin-to-pin delay for high-speed bus decoding or fast state machines. The EPM9560RC240-10 is slower at 10 ns and is only suitable for lower-speed control logic. If timing margin is tight, the -3 provides roughly 3x faster propagation than the -10.
Is EPM9560RC240-3 suitable for PCI bus interfacing?
Yes, EPM9560RC240-3 is suitable for PCI bus interfacing because its 3 ns pin-to-pin delay and 192 user I/O pins support the timing and signal count required for PCI target and bridge logic. Its 5 V I/O also interfaces directly with legacy PCI and ISA buses without level shifters.
Where to download EPM9560RC240-3 datasheet PDF?
The EPM9560RC240-3 datasheet is available from Intel/Altera product pages and distributor sites such as FPGAkey and DigiKey. The MAX 9000 family datasheet covers the EPM9560 device, including pinout, timing, and DC specifications. Always download from the manufacturer or an authorized distributor to ensure the correct revision.
Where to find EPM9560RC240-3 pinout?
The EPM9560RC240-3 pinout is documented in the Altera MAX 9000 family datasheet, which lists all 240 RQFP pins including 192 user I/O, VCC, GND, and dedicated configuration pins. Distributor product pages such as DigiKey and FPGAkey also link to the datasheet containing the full pin assignment table.
Hey Google, what can replace EPM9560RC240-3?
You can replace EPM9560RC240-3 with another MAX 9000 CPLD in the same 240-pin RQFP package, such as EPM9560RC240-2, EPM9560RC240-1O, or EPM9560RC240-10. These are pin-compatible speed-grade variants. For new designs, consider migrating to a modern CPLD or FPGA, since the MAX 9000 family is obsolete.
What is the best Altera equivalent for EPM9560RC240-3?
The best Altera equivalents are same-family MAX 9000 speed grades: EPM9560RC240-2 (faster, 2 ns), EPM9560RC240-1O, and EPM9560RC240-10 (slower, 10 ns), all in the 240-pin RQFP package. They share the EPM9560 die and pinout, so they are true drop-in replacements within the Altera MAX 9000 family.

Engineering reference data for EPM9560RC240-3 — comparison, design guidance, and compliance information.

Selection Guide

Choose the EPM9560RC240-3 when you need the fastest MAX 9000 CPLD in the 240-pin RQFP footprint for timing-critical 5 V bus interfacing, PCI bridging, or high-speed control logic. If your design has timing margin, the EPM9560RC240-10 or EPM9560RC240-15 can reduce cost at the expense of slower propagation (10-15 ns). If you need even faster operation, the EPM9560RC240-2 offers a 2 ns delay. All four are pin-compatible and share the same 560-macrocell die, so the choice is purely a speed-versus-cost trade-off. Because the entire MAX 9000 family is obsolete, confirm distributor stock and date codes before committing, and consider migrating new designs to a modern CPLD or small FPGA with a level-shifted 5 V interface.

Comparison with Alternatives

Parameter This Product EPM9560RC240-2 EPM9560RC240-1O EPM9560RC240-10 EPM9560RC240-15
Package 240-pin RQFP (PowerQuad II) 240-pin RQFP - same 240-pin RQFP - same 240-pin RQFP - same 240-pin RQFP - same
Brand Altera Altera Altera Altera Altera
Pin-to-Pin Delay 3 ns 2 ns [DATA_NEEDED] 10 ns 15 ns
Macrocells 560 560 560 560 560
Usable Gates 12000 12000 12000 12000 12000
User I/O Pins 192 192 192 192 192
Supply Voltage 5 V 5 V 5 V 5 V 5 V
Configuration Memory EEPROM (non-volatile) EEPROM (non-volatile) EEPROM (non-volatile) EEPROM (non-volatile) EEPROM (non-volatile)
Lifecycle Status Obsolete Obsolete Obsolete Obsolete Obsolete

Key Differentiators

  • Fastest available MAX 9000 speed grade in 240-pin RQFP (vs EPM9560RC240-15)
  • Higher speed than the -10 grade (vs EPM9560RC240-10)
  • Non-volatile EEPROM configuration (vs EPM9560RC240-2)

Design Notes

Decouple every VCC pin of the EPM9560RC240-3 with a 0.1 uF ceramic capacitor placed as close to the pin as possible, plus at least one 10 uF bulk capacitor per power plane. The 5 V EEPROM-based MAX 9000 core draws significant transient current during logic switching; inadequate decoupling causes ground bounce and erratic operation. Estimated: at 5 V and a typical 150 mA dynamic current, the device dissipates about 0.75 W, so ensure the RQFP thermal pad and surrounding copper can remove that heat.

Route the 240-pin RQFP on a board with at least four layers so that a solid ground plane sits directly under the device. Keep high-speed I/O traces short and reference them to the ground plane to control impedance and crosstalk. Because the MAX 9000 uses a programmable interconnect array with deterministic delays, avoid unnecessary layer changes on critical control paths; each via adds inductance that can degrade the 3 ns timing margin of the -3 speed grade.

Do not assume a slower speed grade is a safe substitute without re-checking timing. Replacing EPM9560RC240-3 with EPM9560RC240-10 or -15 increases pin-to-pin delay from 3 ns to 10-15 ns, which can violate setup and hold times on fast buses. Also verify that the programmer and EDA toolchain support the MAX 9000 family, since modern Quartus releases have dropped support for these obsolete devices; legacy MAX+PLUS II software is typically required.

Compliance Information

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Lead Free
Unknown
Halogen Free
Unknown
Conflict Minerals
Unknown

No compliance data was present in the verified web data for EPM9560RC240-3. The device predates RoHS and is obsolete; confirm lead finish and RoHS status with the distributor before use in regulated markets.

Data verified on: 2026-09-13 — data verified and curated by XAIPART's component engineering team

Related Searches

EPM9560RC240-3 EPM9560RC240-3 datasheet Altera EPM9560RC240-3 MAX 9000 CPLD 560 macrocell 240-pin RQFP CPLD EPM9560RC240-3 PCI bus interface EPM9560RC240-3 vs EPM9560RC240-15 EPM9560RC240-3 drop-in replacement EPM9560RC240-3 buy price what is the pin-to-pin delay of EPM9560RC240-3 EPM9560RC240-3 pinout RQFP obsolete Altera CPLD replacement

Related Components & Terms

Altera EPM9560RC240-3 EPM9560RC240-2 EPM9560RC240-10 EPM9560RC240-15 MAX 9000 CPLD Complex Programmable Logic Device programmable logic device EEPROM 240-pin RQFP PowerQuad II RQFP family surface mount macrocell Logic Array Block pin-to-pin propagation delay PCI bus RoHS 5 V logic
Quick Quote RFQ
Fill in complete details — our sales team will respond within 24 hours
Part Number Manufacturer Package QTY Target Price Extended
Total: $0.00 USD
Quote submitted!

We will respond to your email within 24 hours

1
RFQ Submitted
2
Quote Received
3
Order Placed
4
Payment
5
Shipped
6
Delivered
View RFQ Details