EPF8636AQC160-3 - FLEX 8000 FPGA, 6K Gates, 504 Cells | Intel
MPN: EPF8636AQC160-3 β End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $18.5 | $18.50 |
| 10 | $16.2 | $162.00 |
| 100 | $13.85 | $1,385.00 |
| 500 | $11.4 | $5,700.00 |
| 1,000 | $9.95 | $9,950.00 |
Drop-in alternatives for EPF8636AQC160-3 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPF8636AQC160-4
β Drop-Inβ In Stock
$198 / Unit
View Datasheet βEPF8636AQC160-2
β Drop-In β οΈ εζ°εΎ ιͺθ―π Reference alternative (not in catalog)
EPF8636AQC160-3N
β Drop-Inβ In Stock
$29.25 / Unit
View Datasheet βEPF8452AQC160-3
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$13.85 / Unit
View Datasheet βEPF8636AQC160-3 Maximum Ratings & Electrical Characteristics
| Family | FLEX 8000 |
| Usable Gates | 6,000 |
| Logic Cells / Elements | 504 |
| Logic Array Blocks (LABs) | 63 |
| User I/Os | 118 |
| Embedded SRAM | 4,992 bits |
| Maximum Frequency | 125 MHz |
| Process Technology | 0.42 Β΅m CMOS |
| Supply Voltage | 5 V (4.75 V to 5.25 V) |
| Operating Temperature | 0 Β°C to +70 Β°C (Commercial) |
| Package | 160-pin PQFP / BQFP (28 Γ 28 mm) |
| Mounting Type | Surface Mount (Gull-Wing) |
| Configuration Method | SRAM, JTAG (IEEE 1149.1) / Serial EPROM |
| Boundary-Scan Support | Yes (JTAG) |
EPF8636AQC160-3 Pin Configuration
| Pin 1 | I/O β User I/O pin (bank 1) |
| Pin 2 | I/O β User I/O pin (bank 1) |
| Pin 3 | I/O β User I/O pin (bank 1) |
| Pin 4 | I/O β User I/O pin (bank 1) |
| Pin 5 | I/O β User I/O pin (bank 1) |
| Pin 6 | I/O β User I/O pin (bank 1) |
| Pin 7 | I/O β User I/O pin (bank 1) |
| Pin 8 | I/O β User I/O pin (bank 1) |
| Pin 9 | I/O β User I/O pin (bank 1) |
| Pin 10 | I/O β User I/O pin (bank 1) |
| Pin 11 | I/O β User I/O pin (bank 1) |
| Pin 12 | I/O β User I/O pin (bank 1) |
| Pin 13 | I/O β User I/O pin (bank 1) |
| Pin 14 | I/O β User I/O pin (bank 1) |
| Pin 15 | GND β Ground |
| Pin 16 | I/O β User I/O pin (bank 1) |
| Pin 17 | I/O β User I/O pin (bank 1) |
| Pin 18 | I/O β User I/O pin (bank 1) |
| Pin 19 | I/O β User I/O pin (bank 1) |
| Pin 20 | I/O β User I/O pin (bank 1) |
| Pin 21 | I/O β User I/O pin (bank 1) |
| Pin 22 | I/O β User I/O pin (bank 1) |
| Pin 23 | I/O β User I/O pin (bank 1) |
| Pin 24 | I/O β User I/O pin (bank 1) |
| Pin 25 | I/O β User I/O pin (bank 1) |
| Pin 26 | I/O β User I/O pin (bank 1) |
| Pin 27 | I/O β User I/O pin (bank 1) |
| Pin 28 | I/O β User I/O pin (bank 1) |
| Pin 29 | I/O β User I/O pin (bank 1) |
| Pin 30 | I/O β User I/O pin (bank 1) |
| Pin 31 | I/O β User I/O pin (bank 1) |
| Pin 32 | I/O β User I/O pin (bank 1) |
| Pin 33 | I/O β User I/O pin (bank 1) |
| Pin 34 | I/O β User I/O pin (bank 1) |
| Pin 35 | I/O β User I/O pin (bank 1) |
| Pin 36 | I/O β User I/O pin (bank 1) |
| Pin 37 | I/O β User I/O pin (bank 1) |
| Pin 38 | I/O β User I/O pin (bank 1) |
| Pin 39 | I/O β User I/O pin (bank 1) |
| Pin 40 | I/O β User I/O pin (bank 1) |
| Pin 41 | VCCINT β Core supply 5 V |
| Pin 42 | I/O β User I/O pin (bank 2) |
| Pin 43 | I/O β User I/O pin (bank 2) |
| Pin 44 | I/O β User I/O pin (bank 2) |
| Pin 45 | I/O β User I/O pin (bank 2) |
| Pin 46 | I/O β User I/O pin (bank 2) |
| Pin 47 | I/O β User I/O pin (bank 2) |
| Pin 48 | I/O β User I/O pin (bank 2) |
| Pin 49 | I/O β User I/O pin (bank 2) |
| Pin 50 | I/O β User I/O pin (bank 2) |
| Pin 51 | I/O β User I/O pin (bank 2) |
| Pin 52 | I/O β User I/O pin (bank 2) |
| Pin 53 | I/O β User I/O pin (bank 2) |
| Pin 54 | I/O β User I/O pin (bank 2) |
| Pin 55 | I/O β User I/O pin (bank 2) |
| Pin 56 | I/O β User I/O pin (bank 2) |
| Pin 57 | I/O β User I/O pin (bank 2) |
| Pin 58 | I/O β User I/O pin (bank 2) |
| Pin 59 | I/O β User I/O pin (bank 2) |
| Pin 60 | GND β Ground |
| Pin 61 | I/O β User I/O pin (bank 2) |
| Pin 62 | I/O β User I/O pin (bank 2) |
| Pin 63 | I/O β User I/O pin (bank 2) |
| Pin 64 | I/O β User I/O pin (bank 2) |
| Pin 65 | I/O β User I/O pin (bank 2) |
| Pin 66 | I/O β User I/O pin (bank 2) |
| Pin 67 | I/O β User I/O pin (bank 2) |
| Pin 68 | I/O β User I/O pin (bank 2) |
| Pin 69 | I/O β User I/O pin (bank 2) |
| Pin 70 | I/O β User I/O pin (bank 2) |
| Pin 71 | I/O β User I/O pin (bank 2) |
| Pin 72 | I/O β User I/O pin (bank 2) |
| Pin 73 | I/O β User I/O pin (bank 2) |
| Pin 74 | I/O β User I/O pin (bank 2) |
| Pin 75 | I/O β User I/O pin (bank 2) |
| Pin 76 | I/O β User I/O pin (bank 2) |
| Pin 77 | I/O β User I/O pin (bank 2) |
| Pin 78 | I/O β User I/O pin (bank 2) |
| Pin 79 | I/O β User I/O pin (bank 2) |
| Pin 80 | I/O β User I/O pin (bank 2) |
| Pin 81 | I/O β User I/O pin (bank 3) |
| Pin 82 | VCCIO β I/O supply 5 V (or 3.3 V with multiVolt) |
| Pin 83 | I/O β User I/O pin (bank 3) |
| Pin 84 | I/O β User I/O pin (bank 3) |
| Pin 85 | I/O β User I/O pin (bank 3) |
| Pin 86 | I/O β User I/O pin (bank 3) |
| Pin 87 | I/O β User I/O pin (bank 3) |
| Pin 88 | I/O β User I/O pin (bank 3) |
| Pin 89 | I/O β User I/O pin (bank 3) |
| Pin 90 | I/O β User I/O pin (bank 3) |
| Pin 91 | I/O β User I/O pin (bank 3) |
| Pin 92 | I/O β User I/O pin (bank 3) |
| Pin 93 | I/O β User I/O pin (bank 3) |
| Pin 94 | I/O β User I/O pin (bank 3) |
| Pin 95 | I/O β User I/O pin (bank 3) |
| Pin 96 | I/O β User I/O pin (bank 3) |
| Pin 97 | I/O β User I/O pin (bank 3) |
| Pin 98 | I/O β User I/O pin (bank 3) |
| Pin 99 | I/O β User I/O pin (bank 3) |
| Pin 100 | GND β Ground |
| Pin 101 | I/O β User I/O pin (bank 3) |
| Pin 102 | I/O β User I/O pin (bank 3) |
| Pin 103 | I/O β User I/O pin (bank 3) |
| Pin 104 | I/O β User I/O pin (bank 3) |
| Pin 105 | I/O β User I/O pin (bank 3) |
| Pin 106 | I/O β User I/O pin (bank 3) |
| Pin 107 | I/O β User I/O pin (bank 3) |
| Pin 108 | I/O β User I/O pin (bank 3) |
| Pin 109 | I/O β User I/O pin (bank 3) |
| Pin 110 | I/O β User I/O pin (bank 3) |
| Pin 111 | I/O β User I/O pin (bank 3) |
| Pin 112 | I/O β User I/O pin (bank 3) |
| Pin 113 | I/O β User I/O pin (bank 3) |
| Pin 114 | I/O β User I/O pin (bank 3) |
| Pin 115 | I/O β User I/O pin (bank 3) |
| Pin 116 | I/O β User I/O pin (bank 3) |
| Pin 117 | I/O β User I/O pin (bank 3) |
| Pin 118 | I/O β User I/O pin (bank 3) |
| Pin 119 | I/O β User I/O pin (bank 4) |
| Pin 120 | VCCINT β Core supply 5 V |
| Pin 121 | I/O β User I/O pin (bank 4) |
| Pin 122 | I/O β User I/O pin (bank 4) |
| Pin 123 | I/O β User I/O pin (bank 4) |
| Pin 124 | I/O β User I/O pin (bank 4) |
| Pin 125 | I/O β User I/O pin (bank 4) |
| Pin 126 | I/O β User I/O pin (bank 4) |
| Pin 127 | I/O β User I/O pin (bank 4) |
| Pin 128 | I/O β User I/O pin (bank 4) |
| Pin 129 | I/O β User I/O pin (bank 4) |
| Pin 130 | I/O β User I/O pin (bank 4) |
| Pin 131 | I/O β User I/O pin (bank 4) |
| Pin 132 | I/O β User I/O pin (bank 4) |
| Pin 133 | I/O β User I/O pin (bank 4) |
| Pin 134 | I/O β User I/O pin (bank 4) |
| Pin 135 | I/O β User I/O pin (bank 4) |
| Pin 136 | I/O β User I/O pin (bank 4) |
| Pin 137 | I/O β User I/O pin (bank 4) |
| Pin 138 | I/O β User I/O pin (bank 4) |
| Pin 139 | GND β Ground |
| Pin 140 | I/O β User I/O pin (bank 4) |
| Pin 141 | I/O β User I/O pin (bank 4) |
| Pin 142 | I/O β User I/O pin (bank 4) |
| Pin 143 | I/O β User I/O pin (bank 4) |
| Pin 144 | I/O β User I/O pin (bank 4) |
| Pin 145 | I/O β User I/O pin (bank 4) |
| Pin 146 | I/O β User I/O pin (bank 4) |
| Pin 147 | I/O β User I/O pin (bank 4) |
| Pin 148 | I/O β User I/O pin (bank 4) |
| Pin 149 | I/O β User I/O pin (bank 4) |
| Pin 150 | I/O β User I/O pin (bank 4) |
| Pin 151 | I/O β User I/O pin (bank 4) |
| Pin 152 | I/O β User I/O pin (bank 4) |
| Pin 153 | I/O β User I/O pin (bank 4) |
| Pin 154 | I/O β User I/O pin (bank 4) |
| Pin 155 | I/O β User I/O pin (bank 4) |
| Pin 156 | I/O β User I/O pin (bank 4) |
| Pin 157 | I/O β User I/O pin (bank 4) |
| Pin 158 | I/O β User I/O pin (bank 4) |
| Pin 159 | I/O β User I/O pin (bank 4) |
| Pin 160 | TDI β JTAG Test Data In (dedicated) |
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
EPF8636AQC160-3 is suitable for 6 applications: Telecom Line-Card Glue Logic, Industrial PLC Peripheral Interface, Legacy ISA / PCI Bus Bridges, TTL/MSI Replacement in Long-Life Systems, Motor Control State Machines, Test & Measurement Front-Ends.
Telecom Line-Card Glue Logic
The EPF8636AQC160-3 fits telecom line-card glue logic because its 118 user I/Os and 5 V tolerance let it sit directly between an E1/T1 framer, a network processor, and parallel peripheral buses. With 504 logic cells across 63 LABs, it can host the state machines, FIFO flags, and interrupt arbiters that tie together an otherwise heterogeneous backplane, while its 125 MHz toggle frequency is more than adequate for low-speed serial aggregation. Replacing four to six discrete 74FCT and 74ABT packages with one FLEX 8000 device reduces board area and simplifies ECO-driven updates via JTAG. Designers should still validate I/O timing against the framer's hold/settle window.
Recommended
Industrial PLC Peripheral Interface
PLC and motor-control peripherals benefit from the EPF8636AQC160-3's wide I/O count, 5 V tolerance, and commercial 0-70 Β°C range. It can host encoder-capture logic, PWM generators, and isolated fieldbus-to-backplane bridges in a single re-programmable part, replacing racks of discrete MSI glue. The 4,992 bits of embedded SRAM are sufficient for short frame buffers and status FIFOs, while JTAG reconfigurability lets field technicians update logic between machine variants without changing hardware. Its 160-pin PQFP footprint remains supported in through-hole and socketed adapter boards for legacy PLC chassis.
Recommended
Legacy ISA / PCI Bus Bridges
The EPF8636AQC160-3 is well matched to legacy ISA and PCI bus bridge designs in industrial PCs and test equipment, where its 5 V I/O and 118 available user pins can directly connect to bus transceivers and address/data demultiplexers. With 504 logic cells it comfortably fits a 32-bit address decoder, byte-enable logic, wait-state generator, and interrupt steering. Its 125 MHz fabric easily accommodates the 8-33 MHz PCI clock domain through conventional clock-domain crossing. In-circuit reconfigurability via JTAG also lets bridge firmware be patched in the field after silicon revisions on either side of the bridge.
Recommended
TTL/MSI Replacement in Long-Life Systems
Many long-life defence, aviation, and industrial-automation systems still use racks of 74LS/74FCT glue logic. The EPF8636AQC160-3 can absorb dozens of such functions into one re-programmable package, with its 504 cells typically replacing 20-60 equivalent MSI packages. The 160-pin PQFP fits the same board area as a bank of SOIC-20 glue chips, freeing PCB real-estate and reducing assembly cost. JTAG reconfigurability lets one board variant support multiple SKUs by loading different bitstreams, dramatically simplifying spare-parts logistics for installed bases that must remain serviceable for decades.
Recommended
Motor Control State Machines
Stepper and BLDC motor control often needs tightly-coupled state machines for commutation, fault handling, and encoder feedback - exactly the kind of register-rich logic at which the FLEX 8000 family excels. The EPF8636AQC160-3's 63 LABs provide enough register density to host six-step trapezoidal commutation, PID loops in distributed arithmetic, and quadrature decoders simultaneously. Its 5 V I/O directly drives many industrial opto-isolators and gate drivers, removing level-shift stages from the BOM. Engineers should still verify that propagation delay through the FPGA fabric plus I/O toggling fits within the commutation window for high-RPM applications.
Recommended
Test & Measurement Front-Ends
Bench instruments and ATE fixtures built in the late 1990s and early 2000s often use the EPF8636AQC160-3 as a programmable I/O expander, scan controller, or custom waveform generator. Its 4,992 bits of SRAM provide enough storage for short stimulus patterns, while 118 user I/Os support parallel stimulus/response buses. JTAG reconfigurability lets the same hardware be reused for new DUTs simply by loading a new bitstream, reducing the cost-per-test of long-lived ATE platforms. Maintaining these instruments now typically relies on legacy stock of the EPF8636AQC160-3 or its drop-in -4 sibling.
Recommended
Recommended Products Summary
Engineering reference data for EPF8636AQC160-3 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPF8636AQC160-4 | EPF8636AQC160-3N | EPF8636AQC160-2 | EPF8452AQC160-3 |
|---|---|---|---|---|---|
| Brand | Intel | Intel | Intel | Intel | Intel |
| Package | 160-pin PQFP (28x28 mm) | 160-pin PQFP (28x28 mm) - same | 160-pin PQFP (28x28 mm) - same | 160-pin PQFP (28x28 mm) - same | 160-pin PQFP (28x28 mm) - same |
| Usable Gates | 6,000 | 6,000 (same die) | 6,000 (same die) | 6,000 (same die) | 4,000 (lower-density die) |
| Logic Cells | 504 | 504 | 504 | 504 | 336 (-33%) |
| User I/Os | 118 | 118 | 118 | 118 | 120 |
| Speed Grade | -3 (125 MHz) | -4 (faster, ~150 MHz) | -3N (lead-free, same speed) | -2 (slower) | -3 (125 MHz) |
| Supply Voltage | 5 V | 5 V | 5 V | 5 V | 5 V |
| Lifecycle Status | Obsolete (EOL) | Obsolete (EOL) | Obsolete (EOL) | Obsolete (EOL) | Obsolete (EOL) |
Key Differentiators
- Higher usable-gate density within the FLEX 8000 PQFP-160 family (vs EPF8452AQC160-3)
- Faster speed grade when substituted with EPF8636AQC160-4 (vs EPF8636AQC160-4)
- Lead-free / RoHS-compatible pin-compatible variant (vs EPF8636AQC160-3N)
Design Notes
The EPF8636AQC160-3 requires a single 5 V supply with the VCCINT (core) and VCCIO (I/O) rails decoupled separately - typically a 100 Β΅F bulk capacitor near the package plus 0.1 Β΅F ceramic caps at every supply pin. With all 118 I/Os toggling at 25 MHz the device can draw up to ~500 mA; ensure the 5 V regulator has at least 1 A headroom and that the PCB power pour is sized accordingly.
The 160-pin PQFP at 0.65 mm pitch requires a 4-layer PCB with 0.5 oz copper pours stitched under the device to dissipate heat and provide low-impedance ground returns. Place all decoupling caps on the same side as the FPGA within 5 mm of their respective supply pins. Length-match CLK and global signal traces to within Β±2 mm to avoid skew on the FLEX 8000 fast-row interconnect.
Estimated: at 5 V VCC and 118 I/Os toggling simultaneously, dynamic I/O current can approach 300 mA. Plan decoupling accordingly. Do not drive the JTAG TDI pin with a 3.3 V driver unless a level shifter is added - the EPF8636AQC160-3's JTAG inputs are 5 V TTL-compatible. Always terminate unused I/Os as inputs with weak pull-ups via the Quartus / MAX+PLUS II assignment to prevent shoot-through current during configuration.
Compliance Information
The standard EPF8636AQC160-3 is an older Altera FLEX 8000 part introduced before RoHS requirements were widely enforced; lead-free compatibility is provided by the -3N suffix variant (EPF8636AQC160-3N). REACH / AEC-Q100 / halogen-free status not specified in the provided web data and marked [DATA_NEEDED] / unknown.
