10AX090N3F40E2LG - Arria 10 GX FPGA, 900K LE, 1517-FCBGA | Intel
MPN: 10AX090N3F40E2LG ✓ Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $2850 | $2,850.00 |
| 10 | $2710 | $27,100.00 |
| 100 | $2560 | $256,000.00 |
| 250 | $2410 | $602,500.00 |
| 500 | $2280 | $1,140,000.00 |
Drop-in alternatives for 10AX090N3F40E2LG — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
10AX090N3F40E2SG
✅ Drop-In📋 Reference alternative (not in catalog)
10AX090N2F45E2LG
✅ Drop-In✓ In Stock
$6095.25 / Unit
View Datasheet →10AX090N2F45E2SG
✅ Drop-In✓ In Stock
$4943.22 / Unit
View Datasheet →10AX090N2F45I2LG
✅ Drop-In✓ In Stock
Contact for price
View Datasheet →10AX090N2F45I1SG
✅ Drop-In✓ In Stock
$6450 / Unit
View Datasheet →10AX090N2F40I2SG
✅ Drop-In✓ In Stock
$6185 / Unit
View Datasheet →10AX090N2F40E2SG
✅ Drop-In📋 Reference alternative (not in catalog)
10AX090N2F40E1SG
✅ Drop-In📋 Reference alternative (not in catalog)
10AX090N3F40E2LG Maximum Ratings & Electrical Characteristics
| Family | Arria 10 GX |
| Logic Elements | 900,000 |
| Embedded Memory | 59,234,304 bits |
| DSP Blocks | 1,518 |
| User I/O Pins | 600 |
| Transceivers | Up to 24 full-duplex channels |
| Transceiver Data Rate | Up to 14.4 Gbps |
| Hard Memory Controllers | Yes (DDR4, DDR3, QDR IV, RLDRAM 3) |
| Maximum DDR4 Rate | 2666 Mbps |
| PCIe Hard IP | PCIe Gen3 x8 (root port or endpoint) |
| Package | 1517-ball FCBGA, 40 mm |
| Process Technology | TSMC 20nm |
| Operating Temperature | -40C to +100C (extended industrial) |
| Core Voltage | 0.9 V typical |
| Configuration Encryption | AES-256 bitstream encryption |
| Partial Reconfiguration | Supported |
| RoHS Status | Compliant |
10AX090N3F40E2LG 1517-ball fcbga, 40 mm Pin Configuration Guide
Complete pinout information for 10AX090N3F40E2LG (1517-ball fcbga, 40 mm package) with 600 pins. This digital IC includes GPIO, communication interfaces (UART, SPI, I2C), and power pins. Refer to the manufacturer datasheet for alternate pin functions and configuration options. Essential for embedded system design and PCB layout.
No detailed pinout data available for 10AX090N3F40E2LG.
Refer to the datasheet for full pin configuration.
Estimated pin count: 600 pins (digital package)
Safe Operating Area (SOA) & Thermal Characteristics
No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.
Typical Applications
10AX090N3F40E2LG is suitable for 6 applications: 10G/40G Ethernet Line Card, Wireless Baseband and Fronthaul (CPRI), Broadcast Video Processing and Switching, PCIe Gen3 Accelerator Card, Military and Aerospace Signal Processing, Test and Measurement Instrumentation.
10G/40G Ethernet Line Card
The 10AX090N3F40E2LG is well suited to 10G and 40G Ethernet line-card designs because it integrates up to 24 full-duplex transceivers at 14.4 Gbps, hard PCIe Gen3 x8 IP, and 1,518 DSP blocks. A typical line card implements 4x 10G Ethernet MACs with L2/L3 forwarding in the FPGA fabric, offloading classification, ACL, and queue management from the network processor. The 900K logic elements and 59 Mbit of embedded SRAM provide headroom for full IPv4/IPv6 forwarding tables and shallow packet buffering. Designers benefit from hardened PCS blocks that simplify 10GBASE-KR backplane bring-up, while the 0C to +100C operating range accommodates top-of-rack switch thermal envelopes.
Recommended
Wireless Baseband and Fronthaul (CPRI)
For LTE and 5G fronthaul, the 10AX090N3F40E2LG provides the CPRI and OBSAI protocol support required to aggregate multiple remote radio heads over fiber. With 24 transceivers at up to 14.4 Gbps, a single device can terminate several 9.8 Gbps CPRI links while running PHY-layer DSP, IQ compression, and baseband processing in parallel on its 1,518 DSP blocks. The extended industrial -40C to +100C temperature range makes it suitable for outdoor small-cell and macro-cell baseband units that must operate across seasonal extremes. DDR4 memory controllers running up to 2666 Mbps interface directly to LPDDR or DDR4 buffers, simplifying board layout compared with discrete PHY solutions.
Recommended
Broadcast Video Processing and Switching
The 10AX090N3F40E2LG handles broadcast video workloads including 12G-SDI and quad-link 3G-SDI processing, frame synchronization, and video routing. Up to 24 transceivers aggregate SDI, HDMI 2.0, and DisplayPort 1.4 inputs while the 1,518 DSP blocks execute color-space conversion, scaling, and chroma keying in real time. The 59 Mbit of embedded SRAM is sufficient for line buffers in a multi-channel video mixer, and 600 user I/Os allow direct connection to multiple video PHY devices without external muxing. The -40C to +100C operating range suits broadcast equipment installed in unconditioned server rooms or outdoor production trucks.
Recommended
PCIe Gen3 Accelerator Card
The 10AX090N3F40E2LG is a strong fit for PCIe Gen3 x8 accelerator cards used in high-performance computing and machine learning pre-processing. The hard PCIe Gen3 x8 endpoint IP eliminates soft-IP timing closure risk, while 900K logic elements and 1,518 DSP blocks execute FFTs, convolutions, and crypto offload at line rate. Up to 14.4 Gbps transceivers expose additional side-band channels such as 10G Ethernet or Aurora for host-to-host chaining. The 1517-FCBGA package provides the signal integrity margin required to drive a long PCIe edge connector at 8 GT/s, and the extended industrial temperature range supports edge compute deployments outside controlled data centers.
Recommended
Military and Aerospace Signal Processing
For defense and aerospace applications, the 10AX090N3F40E2LG's extended industrial temperature range (-40C to +100C) and high logic density make it suitable for radar front-end preprocessing, electronic warfare (EW) beamforming, and secure communications. The 1,518 DSP blocks run FIR filters, FFTs, and pulse compression in real time at hundreds of MHz, while the 24 transceivers aggregate high-speed ADC and DAC data across multiple channels. AES-256 bitstream encryption and partial reconfiguration support anti-tamper and adaptive mission modes. The 1517-FCBGA package is compatible with ruggedized PCB stack-ups used in avionics and naval electronics.
Recommended
Test and Measurement Instrumentation
The 10AX090N3F40E2LG is a common choice for high-end oscilloscopes, logic analyzers, protocol analyzers, and bit-error-rate testers. The combination of 24 high-speed transceivers and 1,518 DSP blocks supports real-time signal processing of multi-Gbps data streams captured by external ADCs. Hard PCIe Gen3 x8 IP streams processed samples to a host CPU for display and storage. The 900K logic elements implement protocol-aware decoding (PCIe, Ethernet, USB, SATA), and 600 user I/Os allow direct connection to front-panel probe connectors and display controllers. Industrial temperature support enables bench and field deployments.
Recommended
Recommended Products Summary
Engineering reference data for 10AX090N3F40E2LG — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | 10AX090N3F40E2SG | 10AX090N2F45E2LG | 10AX090N2F45E2SG | 10AX090N2F45I2LG | 10AX090N2F40E2SG |
|---|---|---|---|---|---|---|
| Brand | Intel | Intel | Intel | Intel | Intel | Intel |
| Package | 1517-FCBGA (F40) | 1517-FCBGA (F40) - same | 1517-FCBGA (F40) - same | 1517-FCBGA (F40) - same | 1517-FCBGA (F40) - same | 1517-FCBGA (F40) - same |
| Logic Elements | 900,000 | 900,000 | 900,000 | 900,000 | 900,000 | 900,000 |
| Speed Grade | N3 (extended industrial) | N3 | N2 | N2 | N2 | N2 |
| Temperature Grade | Extended industrial (-40C to +100C) | Commercial (0C to +85C) | Extended industrial | Commercial | Industrial | Commercial |
| Transceivers | Up to 24 (14.4 Gbps) | Up to 24 (14.4 Gbps) | Up to 24 (14.4 Gbps) | Up to 24 (14.4 Gbps) | Up to 24 (14.4 Gbps) | Up to 24 (14.4 Gbps) |
| DSP Blocks | 1,518 | 1,518 | 1,518 | 1,518 | 1,518 | 1,518 |
| Embedded Memory | 59,234,304 bits | 59,234,304 bits | 59,234,304 bits | 59,234,304 bits | 59,234,304 bits | 59,234,304 bits |
| User I/O | 600 | 600 | 600 | 600 | 600 | 600 |
Key Differentiators
- Extended industrial temperature range at N3 speed grade (vs 10AX090N3F40E2SG)
- 900K logic elements with 24 transceivers at 14.4 Gbps (vs 10AX066N2F40E1SG)
- 1517-FCBGA package with 600 user I/Os and 1.0 mm ball pitch (vs 10AS066K4F35I3SG)
Design Notes
Arria 10 GX FPGAs require multiple power rails: 0.9 V VCC core, 0.95 V VCCPT auxiliary, 1.8 V VCCBAT for battery-backed key storage, and per-bank programmable VCCIO from 1.2 V to 3.0 V. Per the Intel Arria 10 pin connection guidelines, VCC must ramp before VCCPT to prevent latch-up. Use a sequencer (such as the LTC2937 or TI UCD90120A) to enforce ramp order, and place 10 uF + 0.1 uF + 1 nF decoupling networks within 5 mm of each power pin to suppress transients during configuration.
Estimated: A fully utilized 10AX090N3F40E2LG with 80%% logic utilization, all 24 transceivers active at 10 Gbps, and 100%% DSP utilization can dissipate 20-25 W. The 1517-FCBGA package has a theta_JA of approximately 8-10 C/W with a 16-layer PCB and adequate thermal vias. Use a heatsink with thermal interface material rated for at least 0.5 C/W for production deployments, and confirm junction temperature with the Quartus Prime PowerPlay early power estimator before PCB layout.
High-speed transceiver channels require controlled-impedance routing with 100-ohm differential pairs, length-matched within 5 mils for PCIe Gen3, and AC-coupled with 100 nF capacitors at the receiver pins. The 1517-FCBGA uses a 1.0 mm ball pitch, requiring microvia or stacked-via PCB technology for breakout routing. Reference the Intel Arria 10 GX Transceiver Signal Integrity Guidelines for via stub length, antipad diameter, and reference-plane recommendations.
Configure the 10AX090N3F40E2LG via JTAG, AS (active serial), or PS (passive serial) modes. For production, enable AES-256 bitstream encryption with a unique key per device stored in battery-backed key storage (VCCBAT). Partial reconfiguration is supported through the Quartus Prime Pro tool flow but requires careful floorplanning to isolate reconfigurable regions and prevent signal-integrity violations across region boundaries.
Compliance Information
RoHS and REACH compliant per Intel Arria 10 product family documentation. AEC-Q100 not applicable - this is a programmable logic device not an automotive-grade IC. Halogen-free status not explicitly stated in available data.
