Intel

EPM7128SQI160-10 - 128-Macrocell MAX 7000S CPLD, 10ns, PQFP-160 | Intel

MPN: EPM7128SQI160-10 ✗ End of Life
In Stock Ships in 1-3 business days
5 V Vdss PQFP-160 (Plastic Quad Flat Pack) Package 100 MHz Speed EEPROM (non-volatile, instant-on) Memory
From $19.95 USD / Unit
MOQ: 1 |
Price updated: 2026-09-12
Volume Pricing
Qty Unit Price Extended
1 $38.5 $38.50
10 $33.2 $332.00
100 $27.85 $2,785.00
500 $23.1 $11,550.00
1,000 $19.95 $19,950.00
ℹ️ All prices are in USD

Drop-in alternatives for EPM7128SQI160-10 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Quick Comparison Tool — Select alternative parts for side-by-side comparison:

EPM7128SQC160-10

✅ Drop-In ⚠️ 参数待验证
Altera
📦 PQFP-160
MAX 7000 · MAX 7000S · 128 · 2,500 · 8 · 100 · 100 MHz · 10 ns

✓ In Stock

$14.2 / Unit

View Datasheet →

EPM7128SQC160-10N

✅ Drop-In
Intel
📦 PQFP-160
MAX 7000 · CPLD (Complex Programmable Logic Device) · 128 · 2,500 · 100 · 160 LE (per datasheet macrocell blocks) · 5 V · 100 MHz

✓ In Stock

$9.2 / Unit

View Datasheet →

EPM7128SQC160-15

✅ Drop-In ⚠️ 参数待验证
Intel
📦 PQFP-160
MAX 7000 · In-System Programmable (EEPROM) · 128 · 8 (LABs of 16 macrocells each) · 2,500 · 100 · 15 ns max · 4.5 ns

✓ In Stock

$9.95 / Unit

View Datasheet →

EPM7128SQC160-15N

✅ Drop-In ⚠️ 参数待验证
Intel
📦 PQFP-160
CPLD (Complex Programmable Logic Device) · MAX 7000 · 128 · 8 · 100 · 2.5K · 15 ns · 76.9 MHz

✓ In Stock

$23 / Unit

View Datasheet →

EPM7128SQC160-6

✅ Drop-In ⚠️ 参数待验证
Altera
📦 PQFP-160
MAX 7000S · CPLD (Complex Programmable Logic Device) · 128 · 2500 · 100 · 4 · 6 ns · 147.1 MHz

✓ In Stock

$11.1 / Unit

View Datasheet →

EPM7128EQC160-10

✅ Drop-In ⚠️ 参数待验证
📦 PQFP-160
MAX 7000E (enhanced) variant with additional features like JTAG-style boundary-scan; same PQFP-160 package and 10 ns speed grade

📋 Reference alternative (not in catalog)

EPM7128SQI160-10 Maximum Ratings & Electrical Characteristics

Family MAX 7000S
Device Type CPLD (Complex Programmable Logic Device)
Macrocells 128
Logic Elements / Gates 2.5K equivalent gates
Propagation Delay (tPD) 10 ns
Maximum Frequency 100 MHz
Logic Blocks (LABs) 4 (16 macrocells each)
User I/O Pins 100 (approx., PQFP-160)
Supply Voltage VCCINT 5 V
I/O Voltage Tolerance 3.3 V / 5 V multi-volt interface
Process Technology CMOS, EEPROM-based configuration
Package PQFP-160 (Plastic Quad Flat Pack)
Mounting Type Surface Mount
Programming Interface JTAG (IEEE 1149.1) / ISP
Operating Temperature Grade Industrial (-40C to +85C)
Configuration Memory EEPROM (non-volatile, instant-on)

EPM7128SQI160-10 pqfp-160 (plastic quad flat pack) Pin Configuration Guide

Complete pinout information for EPM7128SQI160-10 (pqfp-160 (plastic quad flat pack) package) with 100 (approx., PQFP-160) pins. This digital IC includes GPIO, communication interfaces (UART, SPI, I2C), and power pins. Refer to the manufacturer datasheet for alternate pin functions and configuration options. Essential for embedded system design and PCB layout.

pqfp-160 (plastic quad flat pack) package pinout diagram for EPM7128SQI160-10

No detailed pinout data available for EPM7128SQI160-10.

Refer to the datasheet for full pin configuration.

Estimated pin count: 100 (approx., PQFP-160) pins (digital package)

Safe Operating Area (SOA) & Thermal Characteristics

Safe Operating Area Chart Default safe operating area chart for EPM7128SQI160-10 Drain-to-Source Voltage (Vds) Drain Current (Id)

No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.

Typical Applications

EPM7128SQI160-10 is suitable for 6 applications: Microprocessor Address Decoding, Bus Interface and Glue Logic, State Machine and Sequential Control, Power-Up Sequencing and Reset Control, Peripheral Controllers (UART, SPI, I2C Bridges), Legacy Industrial and Test Equipment.

🔧

Microprocessor Address Decoding

The EPM7128SQI160-10 is widely used as a high-density address decoder for 8/16/32-bit microprocessor and DSP systems. Its 128 macrocells can decode multiple bank selects, chip-enable signals, and memory-mapped peripheral enables simultaneously, replacing stacks of discrete 22V10 SPLDs or 74LS-series TTL glue logic. The 10 ns tPD plus the 100 MHz maximum counter frequency comfortably meet the timing requirements of legacy 5V 8086, 68k, and early ARM7 buses. Quartus II fits the decoded equations into 4 LABs and routes them through the PIA with deterministic timing, eliminating race conditions.

🌐

Bus Interface and Glue Logic

The 160-pin PQFP package provides approximately 100 user I/O pins, making the EPM7128SQI160-10 an ideal glue-logic hub between microprocessors, memory, and peripherals. Engineers routinely implement level shifters between 5V and 3.3V domains, parallel-to-serial converters, FIFO controllers, and interrupt arbiters in a single chip. The multi-volt I/O pins handle both 3.3V and 5V signaling, eliminating external level-translator ICs on mixed-voltage boards. JTAG boundary-scan support enables board-level interconnect testing, critical for high-density PCBs where bed-of-nails fixtures are impractical.

🏭

State Machine and Sequential Control

Each of the 128 macrocells includes a programmable flip-flop with dedicated clear, preset, clock, and clock-enable controls, making the EPM7128SQI160-10 well suited to multi-state sequential control logic. Typical applications include motor-control state machines, vending-machine controllers, traffic-light sequencers, and protocol-state engines for UARTs, SPI, and I2C master/slave controllers. The 100 MHz global clock network feeds every macrocell flip-flop, allowing complex state machines to operate at full speed without skew issues. Design entry via state-machine diagrams in Quartus II produces compact, optimized state encoding.

Power-Up Sequencing and Reset Control

Because the EPM7128SQI160-10 is EEPROM-based, it is fully configured and operational within microseconds of VCC ramp - ideal for generating power-rail enable signals and reset pulses during system startup. Multi-rail power-supply designs for FPGAs, ASICs, and DSPs require precise sequencing (1.0V, then 1.8V, then 3.3V) to prevent latch-up. Engineers implement 8 to 16-channel sequencers with adjustable delays, watchdog timers, and brown-out detectors in a single EPM7128SQI160-10, replacing discrete supervisor ICs and RC delay networks. Industrial-grade temperature range ensures reliable sequencing in harsh environments.

🖥️

Peripheral Controllers (UART, SPI, I2C Bridges)

The 128 macrocells and 100 user I/Os of the EPM7128SQI160-10 comfortably host soft UARTs, SPI master/slaves, I2C controllers, and parallel-to-LCD bridges. The 100 MHz fCNT plus JTAG-style debugging lets engineers iterate quickly on legacy peripheral glue where off-the-shelf controllers are unavailable. Multi-drop bus arbitration, addressable UART muxes, and custom serial protocols all fit within a single device. The 5V VCCINT requirement matches legacy industrial and military embedded systems.

✈️

Legacy Industrial and Test Equipment

The EPM7128SQI160-10 has decades of deployment history in industrial control, automated test equipment (ATE), and military/aerospace systems, where long-life-cycle support outweighs the cost premium of newer devices. Its 5V tolerance, EEPROM non-volatility, and -40C to +85C industrial temperature grade make it a drop-in solution for extending the life of legacy systems that cannot be redesigned. JTAG boundary-scan simplifies board-level testing in high-density ATE pin-electronics, and the deterministic timing model ensures repeatable production behavior across decades of field deployment.

What is the EPM7128SQI160-10?
The EPM7128SQI160-10 is an Intel (formerly Altera) MAX 7000S Complex Programmable Logic Device (CPLD) with 128 macrocells, 2.5K equivalent gates, a 10 ns pin-to-pin propagation delay, and a maximum counter frequency of 100 MHz at a 5V core supply. It is housed in a 160-pin PQFP surface-mount package and uses EEPROM-based non-volatile configuration, so it is instantly programmable in-system via JTAG without external boot memory.
How many logic elements does the EPM7128SQI160-10 have?
The EPM7128SQI160-10 contains 128 macrocells organized into 4 Logic Array Blocks (LABs) of 16 macrocells each, providing approximately 2.5K equivalent gates of logic. Each macrocell integrates a programmable AND/OR product-term array with a configurable flip-flop that supports clear, preset, clock, and clock-enable control, suitable for both combinational and sequential logic implementations.
What is the difference between EPM7128SQI160-10 and EPM7128SQC160-10?
The EPM7128SQI160-10 is the industrial temperature grade (-40C to +85C) variant, while the EPM7128SQC160-10 is the commercial grade (0C to +70C) of the same MAX 7000S 128-macrocell CPLD. Both share the PQFP-160 package and 10 ns speed grade, so they are pin-to-pin drop-in alternatives to each other - choose I-grade for industrial environments and C-grade for benign commercial temperature ranges.
What is the operating voltage of EPM7128SQI160-10?
The EPM7128SQI160-10 operates from a 5V VCCINT core supply and supports a multi-volt I/O interface that can drive or receive 3.3V or 5V logic levels. This 5V core requirement differentiates the MAX 7000S family from later 3.3V-only MAX II and MAX V CPLDs, and it is one of the key reasons the EPM7128S remains in use for legacy 5V industrial systems.
Where to buy EPM7128SQI160-10 online?
The EPM7128SQI160-10 is available from authorized distributors including DigiKey, Mouser, Arrow, and Avnet, as well as authorized independent distributors like Heisener and Wolfchip. Because the part is now obsolete on Intel's roadmap, stock is mostly channel inventory or factory-surplus, so request a quote to confirm lead time and current stock quantity at each distributor.
What is the price of EPM7128SQI160-10 in 2026?
As of 2026-09-13, the EPM7128SQI160-10 unit price ranges from approximately USD 19.95 at qty 1000 down to USD 38.50 at qty 1, with mid-volume pricing of USD 27.85 at qty 100. Because the part is obsolete, lead time and pricing fluctuate based on remaining channel stock; request formal quotes from multiple distributors to lock in current pricing and delivery.
Is the EPM7128SQI160-10 in stock and what is the lead time?
The EPM7128SQI160-10 is obsolete on Intel's active catalog and is no longer factory-fresh; available stock comes from authorized distributors and authorized independent distributors. Distributors like Heisener have quoted immediate-ship stock, but quantities vary daily - request a formal RFQ for current quantity-on-hand and lead time, especially for production-volume orders.
What is the best drop-in replacement for EPM7128SQI160-10?
The best drop-in replacement is the EPM7128SQC160-10 - the commercial-temperature (-40C to +85C down to 0C to +70C) variant of the same 128-macrocell 10ns PQFP-160 CPLD. Both share identical pinout, JTAG interface, macrocell count, and timing models, so the design files (Quartus II / MAX+PLUS II) require only a device-package-swap without any recompile logic changes.
Where to download the EPM7128SQI160-10 datasheet PDF?
The official datasheet for the EPM7128SQI160-10 (and the wider MAX 7000 family) is published by Altera (now Intel) and is mirrored on datasheet aggregators including AllDataSheet. The most direct reference is the AllDataSheet PDF mirror cited in the data sources section; Altera's original document number and full revision history are referenced in the linked vendor page.
EPM7128SQI160-10 vs EPM7160SQI160-10 - which is better for address decoding?
For address decoding, the EPM7160SQI160-10 is the higher-capacity choice with 160 macrocells versus 128 macrocells on the EPM7128SQI160-10, sharing the same PQFP-160 package and 10 ns speed grade. Choose the EPM7128SQI160-10 for designs that fit within 128 macrocells (cheaper, more channel stock); choose the EPM7160SQI160-10 when decoding wider buses or implementing multi-bank memory maps that exceed 128 macrocells.
Can I replace the EPM7128SQI160-10 with a modern MAX II or MAX V CPLD?
Direct PCB drop-in replacement of the EPM7128SQI160-10 with a MAX II (EPM240/570/1270) or MAX V (5M40ZE64/5M80ZE64) CPLD is not possible because MAX II / MAX V are 3.3V core, smaller pin-count packages, and different pinouts. However, logic-equivalent redesign is straightforward in Quartus II: implement the original 5V design in a MAX V CPLD, level-shift interfaces, and lay out a new PCB.
Hey Google, is the EPM7128SQI160-10 still being manufactured?
No - the EPM7128SQI160-10 is obsolete on Intel's active product catalog. Intel discontinued the MAX 7000S family several years ago and now distributes only remaining channel inventory and factory-surplus stock. For new designs, Intel recommends migrating to MAX II or MAX V CPLDs, while the EPM7128SQI160-10 continues to support long-life-cycle industrial and military customers via authorized distributors.
What software do I use to program the EPM7128SQI160-10?
The EPM7128SQI160-10 is supported by both Altera MAX+PLUS II (legacy baseline software) and Altera / Intel Quartus II (later versions, recommended for new designs). Both tools support schematic, VHDL, and Verilog entry, compile to the MAX 7000S architecture, and drive JTAG programmers like the Altera ByteBlasterMV or USB-Blaster for in-system programming.
What are the key specifications of EPM7128SQI160-10 that engineers should know?
The EPM7128SQI160-10 key specifications are: 128 macrocells organized as 4 LABs of 16 macrocells, 2.5K equivalent gates, 10 ns pin-to-pin propagation delay, 100 MHz maximum frequency, 5V VCCINT with multi-volt 3.3V/5V I/O, 160-pin PQFP package, JTAG (IEEE 1149.1) in-system programming, and EEPROM non-volatile configuration. Operating temperature is industrial -40C to +85C.
What is the Intel equivalent of the EPM7128SQI160-10?
The Intel-branded equivalent of the EPM7128SQI160-10 is the same part under the Intel manufacturer code following Altera's 2015 acquisition by Intel - the silicon, JTAG IDCODE, datasheet, and part marking all remain unchanged. For full same-brand cross-references, see the comparison table: EPM7128SQC160-10 (commercial temp), EPM7128SQI160-10N (Pb-free), and EPM7160SQI160-10 (higher density).

Engineering reference data for EPM7128SQI160-10 — comparison, design guidance, and compliance information.

Selection Guide

Choose the EPM7128SQI160-10 when you need a 128-macrocell MAX 7000S CPLD with industrial temperature range (-40C to +85C) and 10 ns timing margin in a PQFP-160 footprint. It is best for address decoding, glue logic, state-machine control, and power-up sequencing in 5V legacy systems. Choose EPM7128SQC160-10 if your application runs only within commercial temperature (0C to +70C) - same package, slightly cheaper. Choose EPM7128SQC160-15 if 15 ns tPD is acceptable for slower buses and you want minimum cost. Choose EPM7128SQC160-10N if you must meet RoHS lead-free requirements. For new designs where long-term supply assurance matters, migrate to MAX II (EPM570) or MAX V CPLDs instead - they are active products on Intel's roadmap, though they require a 3.3V core and a PCB redesign.

Comparison with Alternatives

Parameter This Product EPM7128SQC160-10 EPM7128SQC160-10N EPM7128SQC160-15 EPM7128SQC160-15N EPM7128SQC160-6 EPM7128EQC160-10
Brand Intel Intel Intel Intel Intel Intel Intel
Package PQFP-160 PQFP-160 - same PQFP-160 - same PQFP-160 - same PQFP-160 - same PQFP-160 - same PQFP-160 - same
Macrocells 128 128 128 128 128 128 128
Pin-to-Pin Delay (tPD) 10 ns 10 ns 10 ns 15 ns (-50% slower) 15 ns (-50% slower) 6 ns (faster) 10 ns
Temperature Grade Industrial (-40C to +85C) Commercial (0C to +70C) Commercial (0C to +70C) Commercial (0C to +70C) Commercial (0C to +70C) Commercial (0C to +70C) Commercial (0C to +70C)
Pb-Free / Lead-Free Finish [DATA_NEEDED] SnPb (standard) Pb-free (N suffix) SnPb (standard) Pb-free (N suffix) SnPb (standard) SnPb (standard)
Family Variant MAX 7000S MAX 7000S MAX 7000S MAX 7000S MAX 7000S MAX 7000S MAX 7000E (enhanced)
Supply Voltage (VCCINT) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Approx. Unit Price (USD, qty 100) 27.85 26.50 29.20 24.10 26.80 31.50 32.40

Key Differentiators

  • Industrial temperature grade (-40C to +85C) versus commercial variants (vs EPM7128SQC160-10)
  • 10 ns speed grade balances timing margin and unit cost (vs EPM7128SQC160-15)
  • MAX 7000S base variant versus enhanced MAX 7000E features (vs EPM7128EQC160-10)

Design Notes

The EPM7128SQI160-10 requires a stable 5 V ±5% VCCINT supply and supports 3.3 V or 5 V signaling on I/O pins via the multi-volt interface. Decoupling must include one 0.1 uF X7R ceramic capacitor per VCC/GND pin pair placed within 3 mm of the package, plus a single 10 uF tantalum or ceramic bulk capacitor near the PQFP-160 body. Estimated: ICC at typical 25 MHz operation is ~150 mA; at full 100 MHz fCNT with all I/O toggling, ICC may reach ~250 mA. Add bulk decoupling sized for the highest transient current expected.

Route JTAG signals (TCK, TMS, TDI, TDO) as a 4-wire daisy-chain with TCK length-matched across all JTAG devices on the board. Place a 10 kohm pull-up on TCK, TMS, and TDI, and add 33 ohm series-termination near the JTAG connector to suppress ringing. The 160-pin PQFP has a 0.65 mm pitch and a low lead coplanarity tolerance - use 0.10 mm thick solder paste with a Type 3 or Type 4 powder, and reflow with a ramp rate of 1-3 C/s above the liquidus line. Confirm lead-free reflow profile compatibility if using the EPM7128SQC160-10N Pb-free variant.

Do not exceed 5.5 V on VCCINT or apply power before JTAG pins are driven to a defined state. Ensure unused I/O pins are configured as outputs with low drive, or as inputs with the internal pull-up enabled - floating inputs can cause ICC creep and oscillator-like behavior in the input buffer. Estimated: each floating input can add 0.5 mA of supply current; with 100 I/O pins the cumulative effect can reach 50 mA. The MAX 7000S JTAG instruction set supports EXTEST, BYPASS, SAMPLE/PRELOAD, IDCODE, and ISP_ENABLE - do not assert ISP_ENABLE during normal operation as it will reconfigure the device.

Compliance Information

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Lead Free
Unknown
Halogen Free
Unknown
Conflict Minerals
Unknown

RoHS/REACH compliance status not explicitly listed in the verified web data. EPM7128SQI160-10 is the original Altera-branded (pre-Intel-acquisition) part - RoHS-compliant 'N' suffix variants exist (EPM7128SQI160-10N) for lead-free requirements.

Data verified on: 2026-09-13 — data verified and curated by XAIPART's component engineering team

Related Searches

EPM7128SQI160-10 EPM7128SQI160-10 datasheet Altera EPM7128SQI160-10 MAX 7000S 128 macrocell CPLD PQFP-160 CPLD 10ns CPLD address decoder 5V EPM7128SQI160-10 vs EPM7128SQC160-10 EPM7128SQI160-10 drop-in replacement EPM7128SQI160-10 buy price stock what is the propagation delay of EPM7128SQI160-10 EPM7128SQI160-10 pinout PQFP-160 MAX 7000S JTAG programming

Related Components & Terms

Intel Altera EPM7128SQI160-10 EPM7128SQC160-10 EPM7128SQC160-10N EPM7128SQC160-15 EPM7128EQC160-10 EPM7160SQI160-10 CPLD Complex Programmable Logic Device MAX 7000S MAX 7000E MAX II macrocell Logic Array Block LAB Programmable Interconnect Array PIA EEPROM JTAG IEEE 1149.1 PQFP Plastic Quad Flat Pack 5V CMOS in-system programming ISP Quartus II MAX+PLUS II ByteBlasterMV USB-Blaster address decoder glue logic state machine AEC-Q100
Quick Quote RFQ
Fill in complete details — our sales team will respond within 24 hours
Part Number Manufacturer Package QTY Target Price Extended
Total: $0.00 USD
Quote submitted!

We will respond to your email within 24 hours

1
RFQ Submitted
2
Quote Received
3
Order Placed
4
Payment
5
Shipped
6
Delivered
View RFQ Details