Altera

EP1SGX40GF1020I6N - Stratix GX FPGA, 41,250 LEs, 3.4Mbits | Intel

Name: EP1SGX40GF1020I6N - Stratix GX FPGA, 41,250 LEs, 3.4Mbits | Intel
Brand: Altera
SKU: EP1SGX40GF1020I6N
Price: 1195 USD
Availability: InStock

MPN: EP1SGX40GF1020I6N ⚠ Last Time Buy

In Stock Ships in 1-3 business days

1.5 V (1.425 V to 1.575 V) Vdss 1020-ball FC-FBGA, 33 x 33 mm, 1 mm pitch Package 500 MHz Speed 3,423,744 bits Memory

From $1195 USD / Unit

MOQ: 1 |

Price updated: 2026-09-07

Volume Pricing

Qty	Unit Price	Extended
1	$1850	$1,850.00
10	$1690	$16,900.00
100	$1485	$148,500.00
500	$1320	$660,000.00
1,000	$1195	$1,195,000.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

Drop-in alternatives for EP1SGX40GF1020I6N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Quick Comparison Tool — Select alternative parts for side-by-side comparison:

EP1SGX40GF1020I6

✅ Drop-In

Intel

📦 1020-ball FC-FBGA

Stratix GX · 41,250 · 4,125 · 3,423,744 bits (3.4 Mbit) · 624 · 130 nm CMOS · 1.5 V · 5000 MHz

✓ In Stock

$175 / Unit

View Datasheet →

EP1SGX40GF1020I5N

✅ Drop-In

Altera

📦 1020-ball FC-FBGA

Stratix GX · 41,250 · 4,125 · 130 nm CMOS · 1.425 V to 1.575 V (typ. 1.5 V) · 20 · 500 Mbps to 3.1875 Gbps per channel · Up to 127.5 Gbps full-duplex

✓ In Stock

$140 / Unit

View Datasheet →

EP1SGX40GF1020C6N

✅ Drop-In

Altera

📦 1020-ball FC-FBGA

Stratix GX · Stratix · 41,250 · 4125 · 624 · FBGA-1020 · 33 x 33 mm · 1 mm

✓ In Stock

$980 / Unit

View Datasheet →

EP1SGX40GF1020C7N

✅ Drop-In

Altera

📦 1020-ball FC-FBGA

Stratix GX · Stratix (1st generation, GX sub-family) · 41,250 · 4,125 · 3,423,744 · 624 · 1.425 V to 1.575 V (1.5 V nominal) · CMOS

✓ In Stock

$285 / Unit

View Datasheet →

EP1SGX40GF1020C8

✅ Drop-In

Intel

📦 1020-ball FC-FBGA

Stratix GX · Stratix GX (Altera, now Intel) · 41,250 · 3,423,744 · 624 · 4125 · 1020-BBGA (Flip-Chip BGA) · C8 (commercial, slowest bin)

✓ In Stock

$1390 / Unit

View Datasheet →

EP1SGX40GF1020C5

✅ Drop-In

Intel

📦 1020-ball FC-FBGA

Stratix GX · 41,250 · 4,125 · 624 · 20 (3.1875 Gbps max) · 130 nm CMOS · 1.425 V to 1.575 V (1.5 V nominal) · 0C to 85C (commercial)

✓ In Stock

$120 / Unit

View Datasheet →

EP1SGX40GF1020I6N Maximum Ratings & Electrical Characteristics

Series	Stratix GX
Logic Elements	41,250
Logic Array Blocks (LABs)	4,125
Embedded Memory	3,423,744 bits
User I/O Pins	624
Process Technology	130 nm CMOS
Core Supply Voltage	1.5 V (1.425 V to 1.575 V)
Maximum Transceiver Data Rate	3.1875 Gbps
Transceiver Channels	20 full-duplex
Maximum Internal Frequency	500 MHz
Hardware Multipliers	176 (9-bit)
Package	1020-ball FC-FBGA, 33 x 33 mm, 1 mm pitch
Operating Temperature	0 C to 85 C (industrial)
Speed Grade	I6 (industrial, -6)
Mounting Type	Surface Mount
RoHS Status	Compliant

EP1SGX40GF1020I6N Pin Configuration

Pin 1	GXB_RX_CH0p — Transceiver channel 0 receive positive
Pin 2	GXB_RX_CH0n — Transceiver channel 0 receive negative
Pin 3	GXB_TX_CH0p — Transceiver channel 0 transmit positive
Pin 4	GXB_TX_CH0n — Transceiver channel 0 transmit negative
Pin 5	VCC — Core 1.5 V supply
Pin 6	GND — Ground
Pin 7	IO_A1 — User I/O bank A pin 1
Pin 8	IO_A2 — User I/O bank A pin 2
Pin 9	IO_A3 — User I/O bank A pin 3
Pin 10	IO_A4 — User I/O bank A pin 4
Pin 11	VCCIO_A — I/O bank A reference supply
Pin 12	IO_A5 — User I/O bank A pin 5
Pin 13	IO_A6 — User I/O bank A pin 6
Pin 14	IO_A7 — User I/O bank A pin 7
Pin 15	IO_A8 — User I/O bank A pin 8
Pin 16	VCC — Core 1.5 V supply
Pin 17	GND — Ground
Pin 18	IO_B1 — User I/O bank B pin 1
Pin 19	IO_B2 — User I/O bank B pin 2
Pin 20	IO_B3 — User I/O bank B pin 3

Safe Operating Area (SOA) & Thermal Characteristics

No official SOA curve available for this digital IC. Always operate within absolute maximum ratings specified in the datasheet. Ensure adequate cooling and derate as needed.

Typical Applications

EP1SGX40GF1020I6N is suitable for 7 applications: 10 Gbps Telecom Line Card, SONET/SDH Framer/Mapper, Serial RapidIO Backplane Bridge, PCIe x4/x8 Endpoint Bridge, Software Defined Radio Baseband, High-Resolution Video Capture/Processing, Industrial Test and Measurement Backplane.

🌐

10 Gbps Telecom Line Card

The EP1SGX40GF1020I6N's 20 transceivers at 3.1875 Gbps aggregate roughly 60 Gbps of serial bandwidth, sufficient to terminate 10x OC-48/STM-16 links or a single 10 Gbps OTU2 framer. The 41,250 logic elements and 176 hardware multipliers handle ingress packet classification, CRC, and Framer/Mapper datapaths without off-chip DSP. Industrial 0-85 C operation supports central-office equipment intake vent temperatures. Reference: Altera AN-315 transceiver channel-layout guide.

Recommended

EP4SGX230KF40C2N (Stratix IV migration path with higher logic density) 5SGXEA7K2F40C2N (Stratix V replacement with 28 Gbps transceivers)

🌐

SONET/SDH Framer/Mapper

Stratix GX devices have a long history in SONET/SDH OC-48 framer designs, and the EP1SGX40GF1020I6N supports up to 3.1875 Gbps per channel, allowing direct mapping into OC-48/STM-16 payloads. The 3.4 Mbit embedded memory holds section/line/path overhead and pointer-adjustment FIFOs, while 624 user I/O pins connect directly to a companion TSI framer or backplane SERDES. Industrial temperature grade qualifies the part for central-office deployments.

Recommended

EP1S60F1020C6N · Intel EPCQ256SI16N (Quad-SPI configuration flash memory)

🖥️

Serial RapidIO Backplane Bridge

Serial RapidIO (SRIO) endpoints at 1.25/2.5/3.125 Gbps map directly onto the EP1SGX40GF1020I6N's transceiver channels, while the 41,250-logic-element fabric implements the logical/transport/error-management layers. The 176 multipliers accelerate DMA CRC and doorbell processing. Industrial temperature and 1.5 V core supply meet ATCA/VPX backplane power and airflow envelopes. Reference designs from Altera show SRIO Gen1 endpoint in roughly 12,000 LEs.

Recommended

EP1SGX40DF1020C6N · Intel EPCQ64SI16N (64-Mbit configuration flash for Stratix device)

🖥️

PCIe x4/x8 Endpoint Bridge

The EP1SGX40GF1020I6N supports PCIe Gen1 endpoints with up to x8 lanes at 2.5 Gbps through its embedded transceivers, implementing PIPE 2.0 and Gen1 PCS in soft logic. Combined with the 624 user I/O pins, designers can expose custom application register spaces or DMA engines to a host CPU. Industrial temperature grade covers telecom and industrial-PCIe backplanes. Designers should reserve a dedicated clock-pin region for the 100 MHz PCIe reference clock input.

Recommended

EP1SGX25FF1020I6N · Altera EPCQ32SI16N (32-Mbit configuration memory)

📡

Software Defined Radio Baseband

The 176 hardware 9-bit multipliers and 3.4 Mbit memory make the EP1SGX40GF1020I6N a strong fit for SDR baseband DSP - digital up/down conversion, FIR filtering, FFT, and channel coding. The 20 transceivers up to 3.1875 Gbps aggregate CPRI/OBSAI links to a remote radio head at 1.228-2.457 Gbps per channel. Industrial temperature grade supports outdoor-mounted radio units. Stratix GX DSP blocks run up to 285 MHz per Altera's published performance figures.

Recommended

EP1SGX40FF1020I6 · Altera EPCQ128SI16N (128-Mbit configuration flash with large bitstream support)

🎥

High-Resolution Video Capture/Processing

The 3.1875 Gbps transceivers accept SMPTE 3G-SDI or HD-SDI serialized video streams while the logic fabric runs de-interlacing, scaling, and color-space conversion. The 3.4 Mbit embedded memory buffers multi-frame FIFOs, and the 624 user I/O pins route parallel video and DDR2 memory buses. Industrial temperature grade supports broadcast equipment ambient. Designers should use dedicated PLL outputs for video clock recovery and pixel-clock synthesis.

Recommended

EP1SGX25CF672C7N · Altera EPCQ256SI16N (Quad-SPI flash for large bitstream storage)

🏭

Industrial Test and Measurement Backplane

The EP1SGX40GF1020I6N is widely used in industrial ATE and bench-top instrumentation backplanes where multiple high-speed serial channels aggregate data from sampling ADCs and DACs. The 41,250 logic elements implement DSP front-end, real-time triggering, and PCIe Gen1 host links, while 624 user I/O pins accept LVDS/LVCMOS parallel buses from front-end ASICs. Industrial 0-85 C operation and 1.5 V core supply simplify chassis thermal and power design.

Recommended

EP1S60F1020I6N · Altera EPCQ64SI16N (Configuration memory for hot-reload test sequences)

Recommended Products Summary

EP4SGX230KF40C2N Stratix IV migration path with higher logic density Used in: 10 Gbps Telecom Line Card 5SGXEA7K2F40C2N Stratix V replacement with 28 Gbps transceivers Used in: 10 Gbps Telecom Line Card EP1S60F1020C6N Intel Used in: SONET/SDH Framer/Mapper EPCQ256SI16N Quad-SPI configuration flash memory Used in: SONET/SDH Framer/Mapper, High-Resolution Video Capture/Processing EP1SGX40DF1020C6N Intel Used in: Serial RapidIO Backplane Bridge EPCQ64SI16N 64-Mbit configuration flash for Stratix device Used in: Serial RapidIO Backplane Bridge, Industrial Test and Measurement Backplane EP1SGX25FF1020I6N Altera Used in: PCIe x4/x8 Endpoint Bridge EPCQ32SI16N 32-Mbit configuration memory Used in: PCIe x4/x8 Endpoint Bridge EP1SGX40FF1020I6 Altera Used in: Software Defined Radio Baseband EPCQ128SI16N 128-Mbit configuration flash with large bitstream support Used in: Software Defined Radio Baseband EP1SGX25CF672C7N Altera Used in: High-Resolution Video Capture/Processing EP1S60F1020I6N Altera Used in: Industrial Test and Measurement Backplane

What is the operating temperature range of EP1SGX40GF1020I6N?

The EP1SGX40GF1020I6N operates from 0 C to 85 C ambient, conforming to the industrial speed-grade I6 envelope defined by Altera. Per the Stratix GX device family datasheet, the 'I' prefix denotes the industrial temperature range while '6' indicates the speed-grade timing bin. Designers must still derate junction temperature by package thermal resistance (theta_JA of approximately 8 C/W for the 33 mm FC-FBGA) when estimating airflow requirements at full transceiver utilization.

How much embedded memory does the EP1SGX40GF1020I6N have?

The EP1SGX40GF1020I6N integrates 3,423,744 bits of TriMatrix embedded SRAM organized as MRAM, M4K, and M512 blocks. According to the Stratix GX family datasheet, this memory can be configured as single-port, dual-port, FIFO, ROM, or shift-register structures. Combined with 41,250 logic elements, designers typically allocate 20-40 percent of the memory for packet buffering and the remainder for lookup tables, CAM emulation, or DSP coefficient storage.

What is the maximum transceiver data rate of EP1SGX40GF1020I6N?

The EP1SGX40GF1020I6N supports up to 3.1875 Gbps per serial channel across its 20 full-duplex embedded transceivers. This rate is sufficient for OC-48/STM-16 SONET/SDH links, 2x oversampled 3G-SDI video, and 1x/4x PCIe Gen 1 endpoint or root-port implementations. According to the Stratix GX datasheet, the transceivers include 8b/10b encoding/decoding, word alignment, rate-matching FIFO, and built-in PCS/PMA features.

Where to buy EP1SGX40GF1020I6N online and what is the price?

The EP1SGX40GF1020I6N is currently listed at DigiKey, Mouser, Octopart, WIN SOURCE, and Semiconductors-IC.com, with single-piece pricing around USD 1,850 as of 2026-09-07. Because this part is on last-time-buy, distributors are running down final factory inventory rather than quoting production volumes. Buyers should request firm quotes from at least three authorized sources and confirm RoHS-compliant date-code origin before placing production orders.

What is the lead time for EP1SGX40GF1020I6N?

Lead time on the EP1SGX40GF1020I6N is highly variable as of 2026-09-07 because the part is in the last-time-buy phase and the original factory allocation has been exhausted. Authorized distributors including DigiKey and Mouser show limited reel quantities; lead times range from immediate for small quantities of broker stock to 26-52 weeks for any re-reel. Customers should place final orders promptly and begin Stratix IV or Stratix V migration design work in parallel.

Is EP1SGX40GF1020I6N in stock at DigiKey?

DigiKey lists the EP1SGX40GF1020I6N with limited inventory as of 2026-09-07, flagged as a last-time-buy part. Octopart cross-references 19 distributors and reports broad supply-and-demand status as 'Limited' with a 28 percent fake/counterfeit threat in the open market. For new designs, prefer authorized sources with traceable date-code and RoHS documentation, and qualify a second source such as the EP1SGX40GF1020C6 commercial-temperature variant.

What is the difference between EP1SGX40GF1020I6N and EP1SGX40DF1020C6?

Both EP1SGX40GF1020I6N and EP1SGX40DF1020C6 share the same 41,250-logic-element, 1020-ball FC-FBGA package but differ in transceiver count and temperature grade. The 'GX' variant carries 20 high-speed transceivers rated to 3.1875 Gbps, while the 'DX' variant typically ships with fewer serial channels optimized for double-data-rate external memory interfaces. The 'I6' suffix denotes industrial 0 to 85 C operation versus the 'C6' commercial 0 to 70 C grade.

What is the difference between EP1SGX40GF1020I6N and EP1SGX25FF1020C5?

The EP1SGX40GF1020I6N provides 41,250 logic elements and 20 high-speed transceivers at industrial temperature, while the EP1SGX25FF1020C5 offers 25,660 logic elements in the smaller Stratix II GX family at commercial temperature. Both share the 1020-ball FC-FBGA mechanical outline, making the higher-density EP1SGX40 a drop-in capacity upgrade for EP1SGX25 designs when 1.5 V power and pinout are identical. Always revalidate Quartus fitter and pin assignments before reuse.

When should I choose EP1SGX40GF1020I6N over EP1SGX10CF672C7?

Choose the EP1SGX40GF1020I6N when your design needs more than ~10,000 logic elements, multiple 3.1875 Gbps serial channels, and industrial 0 to 85 C operation. The smaller EP1SGX10CF672C7 is a 10,570-logic-element device with fewer transceivers in a 672-ball BGA, better suited to cost-sensitive, mid-volume designs. For high-density telecom line cards or OTN framer designs, the 41,250-LE EP1SGX40GF1020I6N is the appropriate choice.

Is EP1SGX40GF1020I6N suitable for software defined radio?

Yes, the EP1SGX40GF1020I6N is well suited to software-defined-radio baseband designs because of its 176 hardware 9-bit multipliers, 3.4 Mbits of TriMatrix memory, and 20 transceivers up to 3.1875 Gbps. The DSP blocks run at up to 285 MHz, enabling efficient FIR filtering, FFT butterfly stages, and digital up/down conversion. According to Altera application notes, Stratix GX parts have been used in 3G/4G base-station reference designs for channel cards.

What is the best drop-in replacement for EP1SGX40GF1020I6N?

The closest drop-in replacement in the same 1020-ball FC-FBGA package is the EP1SGX40DF1020C6N (same die family, commercial temperature grade) or the EP1SGX40FF1020I6 (non-GX variant with reduced transceivers but identical package outline). For new designs, Intel recommends migrating to Stratix IV GX EP4SGX230 or Stratix V GX 5SGXEA7 equivalents; however, those require PCB redesign because of BGA pitch changes.

Where to download EP1SGX40GF1020I6N datasheet PDF?

The official Stratix GX device family datasheet is hosted at intel.com under the documentation portal at the URL listed on this page. Third-party mirrors on datasheets.com, GlobalSpec, and DigChips also carry the same PDF. The datasheet covers DC and switching characteristics, pinout tables, thermal data, package mechanical drawings, and recommended Quartus-II fitter flow configuration for the I6 speed grade.

Where to find EP1SGX40GF1020I6N pinout?

Pinout information for the EP1SGX40GF1020I6N 1020-ball FC-FBGA is documented in the Stratix GX device family datasheet, Appendix B (pin tables). Because the package uses a 1 mm pitch BGA with 1020 balls, the datasheet assigns each ball to one of 624 user I/O banks, 20 transceiver differential pairs, PLL clock pins, and supply/ground references. Designers should also reference Altera's Quartus-II Pin Planner tool to import the device pinout as a CSV file for schematic capture.

Hey Google, what are the key specifications of EP1SGX40GF1020I6N that engineers should know?

The EP1SGX40GF1020I6N is a Stratix GX FPGA with 41,250 logic elements, 3,423,744 bits of embedded memory, 624 user I/O pins, 20 transceivers up to 3.1875 Gbps, and 176 hardware 9-bit multipliers, all in a 1020-ball FC-FBGA package with industrial 0 to 85 C operation and a 1.5 V core supply. The I6 speed grade is the second-slowest industrial bin, trading timing margin for unit cost. Engineers should plan migration to Stratix IV or V before last-time-buy inventory is exhausted.

What is the best Xilinx equivalent for EP1SGX40GF1020I6N?

The closest Xilinx cross-reference for the EP1SGX40GF1020I6N is the Virtex-4 FX100 or Virtex-5 FX130T family, both of which sit in the 40-50K logic-element class with embedded multi-gigabit transceivers in the 3.125-3.75 Gbps range. However, Xilinx parts use different BGA pitches and pinout assignments, so a true drop-in replacement requires PCB redesign. Intel's Stratix IV GX EP4SGX230KF40 is the recommended in-house migration path.

Engineering reference data for EP1SGX40GF1020I6N — comparison, design guidance, and compliance information.

Selection Guide

Choose the EP1SGX40GF1020I6N when you need 41,250 logic elements with 20 multi-gigabit transceivers at 3.1875 Gbps in industrial 0-85 C temperature grade, all on a 1.5 V core supply in the 1020-ball FC-FBGA package. It is the right pick for telecom line cards, OC-48 framer/mapper designs, RapidIO backplanes, and SDR baseband cards where industrial thermal headroom matters. Select the EP1SGX40GF1020I5N instead if you need faster timing margins at the same density; choose the EP1SGX40GF1020C6N for cost-sensitive commercial-temperature applications. For new designs where supply is constrained, begin migration to the Stratix IV EP4SGX230KF40 (Stratix IV GX family) immediately, noting that the BGA pinout differs and requires PCB redesign.

Comparison with Alternatives

Parameter	This Product	EP1SGX40GF1020I6	EP1SGX40GF1020I5N	EP1SGX40GF1020C6N	EP1SGX40GF1020C7N	EP1SGX40GF1020C8
Package	1020-ball FC-FBGA	1020-ball FC-FBGA - same	1020-ball FC-FBGA - same	1020-ball FC-FBGA - same	1020-ball FC-FBGA - same	1020-ball FC-FBGA - same
Brand	Altera	Altera	Altera	Altera	Altera	Altera
Logic Elements	41,250	41,250	41,250	41,250	41,250	41,250
Temperature Grade	Industrial 0 to 85 C	Industrial 0 to 85 C	Industrial 0 to 85 C	Commercial 0 to 70 C	Commercial 0 to 70 C	Commercial 0 to 70 C
Speed Grade	I6	I6 (same)	I5 (faster)	C6 (commercial I6)	C7 (slower)	C8 (slowest)
Embedded Memory	3,423,744 bits	3,423,744 bits	3,423,744 bits	3,423,744 bits	3,423,744 bits	3,423,744 bits
User I/O Pins	624	624	624	624	624	624
Transceiver Data Rate	3.1875 Gbps	3.1875 Gbps	3.1875 Gbps	3.1875 Gbps	3.1875 Gbps	3.1875 Gbps
Core Voltage	1.5 V	1.5 V	1.5 V	1.5 V	1.5 V	1.5 V

Key Differentiators

Industrial 0-85 C operation vs commercial-only drop-ins (vs EP1SGX40GF1020C6N)
Speed grade I6 vs faster I5 (vs EP1SGX40GF1020I5N)
Full 20-channel 3.1875 Gbps transceiver block (vs EP1SGX40DF1020C6)

Design Notes

The 1020-ball FC-FBGA on a 1 mm pitch requires 4-6 layer PCB stack-up with sub-50 micron laser-drilled vias for fan-out escape routing. Per Altera AN-315, dedicate the inner-2 power/ground plane pair to the 1.5 V core and use via-in-pad with filled/capped vias on the BGA pads. Transceiver differential pairs must be length-matched to within 0.127 mm (5 mil) intra-pair and 5.08 mm (200 mil) channel-to-channel to keep skew within PCS budgets.

Stratix GX EP1SGX40 parts can draw 6-10 A from the 1.5 V core rail during full transceiver + DSP utilization. Use a low-dropout regulator with 20-30 percent headroom (e.g., 12 A part at 8 A typical) and place 4-6 bulk ceramic capacitors (47 uF X5R) within 25 mm of the package. Add high-frequency 0.1 uF + 1 nF X7R decoupling pairs at every VCC pin group to suppress 50-200 MHz logic-edge noise.

Estimated: with theta_JA of approximately 8 C/W for the 33 mm FC-FBGA at 1 m/s airflow, a 8 W dissipation produces a 64 C junction temperature rise above ambient - acceptable for industrial 85 C operation. Without airflow, dissipation must be limited to roughly 4 W (50 C rise) to stay within the 85 C industrial envelope. Mounting the package on a JEDEC-standard 8-layer test board is assumed; actual theta_JA in your stack-up should be measured.

Do not assume the EP1SGX40GF1020I6N can be swapped for the EP1SGX40GF1020C6N without re-characterizing for industrial-grade thermal envelope. Although pin-compatible, the I6 speed grade has different AC timing margins than the C6 commercial bin. Also note that Quartus II fitter version 9.0+ is required for the Stratix GX family; legacy Quartus II 7.x or Quartus Prime Lite do not support this device family at all.

Compliance Information

RoHS

Compliant

REACH

Compliant

AEC-Q100

Not Applicable

Lead Free

Yes

Halogen Free

Unknown

Conflict Minerals

Compliant

RoHS compliance per Stratix GX family datasheet. Halogen-free status not explicitly stated in available data. Not AEC-Q100 qualified - this is a telecom/industrial FPGA, not an automotive-grade part. Last-time-buy status per 2026 lifecycle announcement.

Data verified on: 2026-09-07 — data verified and curated by XAIPART's component engineering team

Sources: Distributor, Distributor, Octopart, Internal_Db, Manufacturer_Datasheet

Related Components & Terms

Altera Intel EP1SGX40GF1020I6N Stratix GX FPGA Field Programmable Gate Array logic elements TriMatrix embedded memory logic array blocks M512 RAM M4K RAM MRAM FC-FBGA FBGA-1020 BGA package 1 mm pitch BGA hardware multiplier DSP block PLL DLL clock management high-speed transceiver SERDES PCI Express Serial RapidIO OC-48 SONET/SDH 3.1875 Gbps 1.5 V core supply RoHS 130 nm CMOS process industrial temperature grade AEC-Q100 Stratix IV migration Quartus II